Automatic Synthesis of Static Fault Trees from System Models

Fault tree analysis (FTA) is a traditional reliability analysis technique. In practice, the manual development of fault trees could be costly and error-prone, especially in the case of fault tolerant systems due to the inherent complexities such as various dependencies and interactions among components. Some dynamic fault tree gates, such as Functional Dependency (FDEP) and Priority AND (PAND), are proposed to model the functional and sequential dependencies, respectively. Unfortunately, the potential semantic troubles and limitations of these gates have not been well studied before. In this paper, we describe a framework to automatically generate static fault trees from system models specified with SysML. A reliability configuration model (RCM) and a static fault tree model (SFTM) are proposed to embed system configuration information needed for reliability analysis and error mechanism for fault tree generation, respectively. In the SFTM, the static representations of functional and sequential dependencies with standard Boolean AND and OR gates are proposed, which can avoid the problems of the dynamic FDEP and PAND gates and can reduce the cost of analysis based on a combinatorial model. A fault-tolerant parallel processor (FTTP) example is used to demonstrate our approach.

[1]  Dong Tang,et al.  Automatic generation of availability models in RAScad , 2002, Proceedings International Conference on Dependable Systems and Networks.

[2]  Jaynarayan H. Lala,et al.  FAULT-TOLERANT PARALLEL PROCESSOR , 1991 .

[3]  Jean-Jacques Lesage,et al.  Probabilistic Algebraic Analysis of Fault Trees With Priority Dynamic Gates and Repeated Events , 2010, IEEE Transactions on Reliability.

[4]  Zohar Manna,et al.  The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.

[5]  Salvatore J. Bavuso,et al.  Fault trees and sequence dependencies , 1990, Annual Proceedings on Reliability and Maintainability Symposium.

[6]  Joanne Bechta Dugan,et al.  Automatic synthesis of dynamic fault trees from UML system models , 2002, 13th International Symposium on Software Reliability Engineering, 2002. Proceedings..

[7]  W E Vesely,et al.  Fault Tree Handbook , 1987 .

[8]  Salvatore J. Bavuso,et al.  Dynamic fault-tree models for fault-tolerant computer systems , 1992 .

[9]  Joanne Bechta Dugan,et al.  ANALYZING DYNAMIC FAULT TREES DERIVED FROM MODEL-BASED SYSTEM ARCHITECTURES , 2008 .

[10]  Jianwen Xiang,et al.  Automatic Static Fault Tree Analysis from System Models , 2010, 2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing.

[11]  A. Joshi.  Automatic Generation of Static Fault Trees from AADL Models , 2007 .

[12]  Andrea Bondavalli,et al.  Automated dependability analysis of UML designs , 1999, Proceedings 2nd IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'99) (Cat. No.99-61702).

[13]  Kishor S. Trivedi,et al.  Accurate and efficient stochastic reliability analysis of composite services using their compact Markov reward model representations , 2007, IEEE International Conference on Services Computing (SCC 2007).

[14]  Kazuo Yanoo,et al.  Formal static fault tree analysis , 2010, The 2010 International Conference on Computer Engineering & Systems.

[15]  Bratislav Milic,et al.  Automatic Generation of Service Availability Models , 2011, IEEE Transactions on Services Computing.

[16]  Peter H. Feiler,et al.  The Architecture Analysis & Design Language (AADL): An Introduction , 2006 .

[17]  Jaynarayan H. Lala,et al.  Fault tolerant parallel processor architecture overview , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[18]  Xiang Jian.  Fault Tree Analysis of Software Reliability Allocation , 1999 .

[19]  G. Latif-Shabgahi,et al.  A Novel Methodology for Synthesis of Fault Trees from MATLAB-Simulink Model , 2008 .

[20]  P. Maciel,et al.  Mapping SysML State Machine Diagram to Time Petri Net for Analysis and Verification of Embedded Real-Time Systems with Energy Constraints , 2008, 2008 International Conference on Advances in Electronics and Micro-electronics.

[21]  Robyn R. Lutz,et al.  Integrating Product-Line Fault Tree Analysis into AADL Models , 2007, 10th IEEE High Assurance Systems Engineering Symposium (HASE'07).

[22]  Richard E. Harper.  RELIABILITY ANALYSIS OF PARALLEL PROCESSING SYSTEMS , 1988 .

[23]  M. Clavel,et al.  Principles of Maude , 1996, WRLA.

[24]  Salvatore J. Bavuso,et al.  Fault trees and Markov models for reliability analysis of fault-tolerant digital systems , 1993 .