Parallelization of Bayesian network based SNPs pattern analysis and performance characterization on SMP/HT
暂无分享,去创建一个
Wenguang Chen | Wei Hu | Weimin Zheng | Steven Ge | Eric Q. Li | Yimin Zhang | Xuegong Zhang | Chunrong Lai | Justin J. Song
[1] Milind Girkar,et al. Exploring the use of Hyper-Threading technology for multimedia applications with Intel/spl reg/ OpenMP compiler , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[2] Aart J. C. Bik,et al. Automatic Intra-Register Vectorization for the Intel® Architecture , 2002, International Journal of Parallel Programming.
[3] Dean M. Tullsen,et al. Simultaneous multithreading: Maximizing on-chip parallelism , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[4] Xin-Min Tian,et al. Intel OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance , 2002 .
[5] Yan P. Yuan,et al. HGBASE: a database of SNPs and other variations in and around human genes , 2000, Nucleic Acids Res..
[6] Michael Wolfe,et al. High performance compilers for parallel computing , 1995 .
[7] Raymond Lo,et al. A new algorithm for partial redundancy elimination based on SSA form , 1997, PLDI '97.
[8] Jun Cai,et al. Discovering possible context dependences around SNP sites in human genes with Bayesian network learning , 2004, ICARCV 2004 8th Control, Automation, Robotics and Vision Conference, 2004..