A three-layer gridless channel router with compaction

This paper presents a channel router that is designed to handle channels having irregularly-spaced terminals on different layers. The development of this router has investigated combining several basic wiring functions in distinct stages to achieve the required performance. Both grid-based and river routing techniques are used to provide a preliminary wiring of the channel. Subsequent routing phases employ via reduction and vertical compaction to improve the channel wiring. Layer changes in wires that are introduced during the via reduction stage tend to enhance the results achieved during the compaction process. The router resulting from this approach acts as a gridless router capable of handling three layers of interconnect. Details of the approach and the results obtained are discussed. The adaptation of the router to variable-width wiring is also discussed and illustrated.

[1]  Yun Kang Chen,et al.  Three-Layer Channel Routing , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Dieter A. Mlynski,et al.  Automatic Variable-Width Routing for VLSI , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Charles H. Ng An Industrial World Channel Router for Non-Rectangular Channels , 1986, DAC 1986.

[4]  Ernest S. Kuh,et al.  Glitter: A Gridless Variable-Width Channel Router , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Alberto Sangiovanni-Vincentelli,et al.  Chameleon: A New Multi-Layer Channel Router , 1986, DAC 1986.

[6]  Ronald L. Rivest,et al.  A "Greedy" Channel Router , 1982, DAC 1982.

[7]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  R. Pelavin,et al.  Hierarchical channel router , 1988, 25 years of DAC.

[9]  David N. Deutsch A “DOGLEG” channel router , 1976, DAC 1976.