TSV density impact on 3D power delivery with high aspect ratio TSVs
暂无分享,去创建一个
Zheng Xu | Xiaoxiong Gu | James J.-Q. Lu | Huanyu He | James J.-Q Lu | X. Gu | Zheng Xu | Huanyu He
[1] Jian-Qiang Lu,et al. Compact Models of Voltage Drops in Power Delivery Network for TSV-Based Three-Dimensional Integration , 2013, IEEE Electron Device Letters.
[2] Manoj Sachdev,et al. Analysis and Design of On-Chip Decoupling Capacitors , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] M. F. Chen,et al. High-aspect ratio through silicon via (TSV) technology , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[4] Jian-Qiang Lu,et al. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.
[5] B. Dang,et al. 3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.
[6] Zheng Xu,et al. Crosstalk evaluation, suppression and modeling in 3D through-strata-via (TSV) network , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).
[7] Soha Hassoun,et al. Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Zheng Xu,et al. Electromagnetic-SPICE modeling and analysis of 3D power network , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).
[9] Eric Bogatin,et al. Signal and Power Integrity - Simplified , 2009 .