A Phase-Locked Loop Algorithm for Single-Phase Systems With Inherent Disturbance Rejection

This paper presents a phase-locked loop algorithm adequate for applications regarding single-phase power grids. The proposed approach is based on the correlation of the input signal with a complex one obtained from an adaptive filter aiming at minimizing computational burden and increasing accuracy when compared with a former algorithm previously proposed in the literature. Thus, it is possible to obtain high disturbance rejection, especially when dealing with the presence of subharmonics and interharmonics in the frequency spectrum of the supply voltage. Performance is thoroughly evaluated through experimental tests considering both steady-state and dynamic behaviors, while a proper comparison is established with other similar solutions.

[1]  Alberto Pigazo,et al.  An Efficient FPGA Implementation of a Quadrature Signal-Generation Subsystem in SRF PLLs in Single-Phase PFCs , 2017, IEEE Transactions on Power Electronics.

[2]  Özgül Salor-Durna,et al.  Harmonics and interharmonics analysis of electrical arc furnaces based on spectral model optimization with high resolution windowing , 2016, 2016 IEEE Industry Applications Society Annual Meeting.

[3]  Huiqing Wen,et al.  DC Offset Rejection Improvement in Single-Phase SOGI-PLL Algorithms: Methods Review and Experimental Evaluation , 2017, IEEE Access.

[4]  Mohammad Pichan,et al.  A new simple structure PLL for both single and three phase applications , 2016 .

[5]  Weidong Zhang,et al.  An adaptive sliding-mode observer with a tangent function-based PLL structure for position sensorless PMSM drives , 2017 .

[6]  Josep M. Guerrero,et al.  Single-Phase Phase-Locked Loop Based on Derivative Elements , 2017, IEEE Transactions on Power Electronics.

[7]  M. Aredes,et al.  Robust positive-sequence detector algorithm , 2009, 2009 35th Annual Conference of IEEE Industrial Electronics.

[8]  Naji Al Sayari,et al.  An improved control strategy of 3P4W DVR systems under unbalanced and distorted voltage conditions , 2018, International Journal of Electrical Power & Energy Systems.

[9]  M. Karimi-Ghartemani.  A distortion-free phase-locked loop system for FACTS and power electronic controllers , 2007 .

[10]  Fengjiang Wu,et al.  Influence of Plugging DC Offset Estimation Integrator in Single-Phase EPLL and Alternative Scheme to Eliminate Effect of Input DC Offset and Harmonics , 2015, IEEE Transactions on Industrial Electronics.

[11]  Roberto Langella,et al.  On the Effects of Unbalances, Harmonics and Interharmonics on PLL Systems , 2013, IEEE Transactions on Instrumentation and Measurement.

[12]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[13]  Frede Blaabjerg,et al.  A synchronization scheme for single-phase grid-tied inverters under harmonic distortion and grid disturbances , 2016, 2016 IEEE Applied Power Electronics Conference and Exposition (APEC).

[14]  Wenjuan Du,et al.  Sub-synchronous interactions caused by the PLL in the grid-connected PMSG for the wind power generation , 2018 .

[15]  Hareesh Kumar Yada,et al.  An improved control algorithm for DSTATCOM based on single-phase SOGI-PLL under varying load conditions and adverse grid conditions , 2016, 2016 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES).

[16]  Frede Blaabjerg,et al.  Impedance Analysis of SOGI-FLL-Based Grid Synchronization , 2017, IEEE Transactions on Power Electronics.

[17]  S. Saadate,et al.  A new topology for a modular active power filter , 2005, Proceedings of the IEEE International Symposium on Industrial Electronics, 2005. ISIE 2005..

[18]  Josep M. Guerrero,et al.  Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey , 2016, IEEE Transactions on Power Electronics.

[19]  Frede Blaabjerg,et al.  Effects of Passive Components on the Input Current Interharmonics of Adjustable-Speed Drives , 2016, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[20]  M. Aredes,et al.  Grid synchronization system for power converters , 2009, 2009 Brazilian Power Electronics Conference.

[21]  Juan C. Vasquez,et al.  Single-Phase PLLs: A Review of Recent Advances , 2017, IEEE Transactions on Power Electronics.

[22]  Kalpeshkumar R. Patil,et al.  Modified dual second-order generalised integrator FLL for synchronization of a distributed generator to a weak grid , 2016, 2016 IEEE 16th International Conference on Environment and Electrical Engineering (EEEIC).

[23]  Josep M. Guerrero,et al.  Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems , 2012, IEEE Transactions on Power Electronics.