Energy-Efficient Gain Cell and Its Applications in the Limiting Amplifier and Ring Oscillator for Gbps Communications

This paper presents a low-power, high gain-bandwidth product (GBW) gain cell for gigabits-per-second communications. Based on this gain cell, a large GBW limiting amplifier (LA) and two types of high oscillation-frequency ring oscillators (ROs) are implemented with good energy efficiencies. Fabricated in the 0.18μm CMOS process, the proposed LA can support 1.25Gbps data-rate with a measured GBW of 338GHz under 5mW. The proposed single- and multi-loop ROs obtain a simulated typical oscillation frequency of 5.26GHz and 6.96GHz, respectively, under 6.2 mW, which is less than one-eighth the power consumption of published ROs at similar frequencies in the same process.

[1]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[2]  E. M. Cherry,et al.  The Design of Wide-Band Transistor Feedback Amplifiers , 1963 .

[3]  Kwyro Lee,et al.  A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application , 1997 .

[4]  Michiel Steyaert,et al.  A high-speed 850-nm optical receiver front-end in 0.18-/spl mu/m CMOS , 2006, IEEE Journal of Solid-State Circuits.

[5]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[6]  Sung Min Park,et al.  A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yue Ping Zhang,et al.  A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Behzad Razavi,et al.  A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer , 2016, IEEE Journal of Solid-State Circuits.

[9]  M.H. Perrott,et al.  A 3.125 Gb/s limit amplifier in CMOS with 42 dB gain and 1 /spl mu/s offset compensation , 2006, IEEE Journal of Solid-State Circuits.

[10]  K. Yoshida,et al.  Low Noise Wide Tuning Range Quadrature Ring Oscillator for Multi-Standard Transceiver , 2009, IEEE Microwave and Wireless Components Letters.

[11]  Seok-Kyun Han,et al.  A Low-Noise Four-Stage Voltage-Controlled Ring Oscillator in Deep-Submicrometer CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Edgar Sánchez-Sinencio,et al.  Multiloop High-Power-Supply-Rejection Quadrature Ring Oscillator , 2012, IEEE Journal of Solid-State Circuits.

[13]  Liang-Hung Lu,et al.  A 10-Gb/s Inductorless CMOS Limiting Amplifier With Third-Order Interleaving Active Feedback , 2007, IEEE Journal of Solid-State Circuits.

[14]  Chih-Hsing Lin,et al.  A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\mu$m CMOS Technology , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Wang Ling Goh,et al.  A 7-GHz multiloop ring oscillator in 0.18-μm CMOS technology , 2008 .

[16]  B. Razavi,et al.  A UWB CMOS transceiver , 2005, IEEE Journal of Solid-State Circuits.

[17]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[18]  M. Tiebout,et al.  Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS , 2001, IEEE J. Solid State Circuits.

[19]  Songcheol Hong,et al.  A Wideband CMOS Variable Gain Amplifier With an Exponential Gain Control , 2007, IEEE Transactions on Microwave Theory and Techniques.

[20]  Beomsup Kim,et al.  A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .

[21]  Y. A. Eken,et al.  A 5.9-GHz voltage-controlled ring oscillator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[22]  Lawrence E. Larson,et al.  Linearized Dual-Band Power Amplifiers With Integrated Baluns in 65 nm CMOS for a 2$\, \times \,$2 802.11n MIMO WLAN SoC , 2010, IEEE Journal of Solid-State Circuits.

[23]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.