Distributed Processing Environment

Simulation of local process disturbances is a computation- ally intensive task. The VLASIC (VLSI LAyout Simulation for Inte- grated Circuits) catastrophic fault yield simulator uses a Monte Carlo method that often requires tens of CPU hours to perform a simulation. In order to reduce the simulation time, we have developed DVLASIC, a distributed version of VLASIC, which is implemented on a network of 25 VAXstation 3200 workstations. DVLASIC achieves a speedup of 13.3 over VLASIC, with an efficiency of 89%. We describe the distrib- uted processing environment and implementation techniques used to obtain this speedup. Large speedups are difficult to obtain on the VLASIC problem due to the expense of Monte Carlo problem gener- ation, and the relatively small problem granularity. The distributed processing environment can be applied to many other CAD problems.

[1]  Rod D. W. Widdowson,et al.  Parallel polygon operations using loosely coupled workstations , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[2]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[3]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Arnold O. Allen Probability, Statistics, and Queueing Theory , 1978 .

[5]  Andrzej J. Strojwas,et al.  Realistic Yield Simulation for VLSIC Structural Failures , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  B. Mandelbrot Fractal Geometry of Nature , 1984 .

[7]  Jacob A. Abraham,et al.  Fault simulation in a distributed environment , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  Sani R. Nassif,et al.  FABRICS II: A Statistically Based IC Fabrication Process Simulator , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  D.M.H. Walker Yield analysis for fault-tolerant arrays , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.

[10]  Robert A. Whiteside,et al.  Using Linda for supercomputing on a local area network , 1988, Proceedings. SUPERCOMPUTING '88.