A 3.5 GS/s 5-b Flash ADC in 90 nm CMOS
暂无分享,去创建一个
[1] A. Varzaghani,et al. A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[2] A. Montijo,et al. A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[3] Sunghyun Park,et al. Design techniques for high performance CMOS flash analog-to-digital converters , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..
[4] Yorgos Palaskas,et al. A 4GS/S 4b flash ADC in 0.16μm CMOS , 2006 .
[5] A. Abidi,et al. A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[6] Asad A. Abidi,et al. A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .