Efficient BDD-based Fault Simulation in Presence of Unknown Values

Unknown (X) values, originating from memories, clock domain boundaries or A/D interfaces, may compromise test signatures and fault coverage. Classical logic and fault simulation algorithms are pessimistic w.r.t. the propagation of X values in the circuit. This work proposes efficient hybrid logic and stuck-at fault simulation algorithms which combine heuristics and local BDDs to increase simulation accuracy. Experimental results on benchmark and large industrial circuits show significantly increased fault coverage and low runtime. The achieved simulation precision is quantified for the first time.

[1]  Hans-Joachim Wunderlich,et al.  SAT-based fault coverage evaluation in the presence of unknown values , 2011, 2011 Design, Automation & Test in Europe.

[2]  S.M. Reddy,et al.  Enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[3]  Sy-Yen Kuo,et al.  Accurately Handle Don't-Care Conditions in High-Level Designs and Application for Reducing Initialized Registers , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Shi-Yu Huang.  Speeding up the Byzantine fault diagnosis using symbolic simulation , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[5]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Randal E. Bryant,et al.  Symbolic simulation—techniques and applications , 1990, DAC '90.

[7]  Bernd Becker,et al.  Hybrid Fault Simulation for Synchronous Sequential Circuits , 1999, J. Electron. Test..

[8]  Irith Pomeranz,et al.  On-chip compression of output responses with unknown values using lfsr reseeding , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[10]  Chris Wilson,et al.  Symbolic Simulation with Approximate Values , 2000, FMCAD.

[11]  Wu-Tung Cheng,et al.  X-filter: filtering unknowns from compacted test responses , 2005, IEEE International Conference on Test, 2005..

[12]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[13]  Jørn Lind-Nielsen,et al.  BuDDy : A binary decision diagram package. , 1999 .

[14]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[15]  Bernd Becker,et al.  Checking equivalence for partial implementations , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[16]  Sungho Kang,et al.  Accurate Logic Simulation by Overcoming the Unknown Value Propagation Problem , 2003, Simul..

[17]  Michael S. Hsiao,et al.  Testing, verification, and diagnosis in the presence of unknowns , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[18]  Kozo Kinoshita,et al.  On per-test fault diagnosis using the X-fault model , 2004, ICCAD 2004.

[19]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Barry K. Rosen,et al.  Restricted symbolic evaluation is fast and useful , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[21]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..

[22]  A. Kuehlmann,et al.  Equivalence Checking Using Cuts And Heaps , 1997, Proceedings of the 34th Design Automation Conference.

[23]  Hans-Joachim Wunderlich,et al.  On Determining the Real Output Xs by SAT-Based Reasoning , 2010, 2010 19th IEEE Asian Test Symposium.

[24]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1973, Computer.

[25]  Nilanjan Mukherjee,et al.  X-Press: Two-Stage X-Tolerant Compactor With Programmable Selector , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Michael S. Hsiao,et al.  On efficient error diagnosis of digital circuits , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[27]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Ryujo Naruse.  螢光放電燈による人工照明 基礎編I 螢光放電燈と白熱電球との量的比較に就て , 1956 .

[29]  Leendert M. Huisman,et al.  Symbolic implication in test generation , 1991, Proceedings of the European Conference on Design Automation..