Residue codes for error correction in a combined decimal/binary redundant floating point adder

As fault rates increase when technology advances from one node to another, fault tolerance becomes vital for the reliability of arithmetic circuits. This work represents an attempt to achieve fault tolerance for a combined IEEE decimal-64/binary-64 floating point redundant adder by using residue codes. To our knowledge, this is the first implementation of a residue error correction scheme in decimal and binary arithmetic circuits. The proposed circuit has the ability of all-digit error correction assuming that errors occur only in the main adder.

[1]  A. Omondi,et al.  Residue Number Systems: Theory and Implementation , 2007 .

[2]  Janak H. Patel,et al.  Concurrent Error Detection in ALU's by Recomputing with Shifted Operands , 1982, IEEE Transactions on Computers.

[3]  Francesco Piazza,et al.  A Systolic Redundant Residue Arithmetic Error Correction Circuit , 1993, IEEE Trans. Computers.

[4]  Algirdas Avizienis,et al.  Arithmetic Algorithms for Error-Coded Operands , 1973, IEEE Transactions on Computers.

[5]  H. M. Yassine.  Fast arithmetic based on residue number system architectures , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[6]  Suchai Thanawastien,et al.  Berger Check Prediction for Array Multipliers and Array Dividers , 1993, IEEE Trans. Computers.

[7]  Thammavarapu R. N. Rao,et al.  Error coding for arithmetic processors , 1974 .

[8]  Sorin Cotofana,et al.  Generalized matrix method for efficient residue to decimal conversion , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[9]  Shantanu Dutt,et al.  REMOD: a new methodology for designing fault-tolerant arithmetic circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Janak H. Patel,et al.  Concurrent Error Detection in Multiply and Divide Arrays , 1983, IEEE Transactions on Computers.

[11]  Barry W. Johnson,et al.  Efficient use of time and hardware redundancy for concurrent error detection in a 32-bit VLSI adder , 1988 .

[12]  Mohammad Umar Siddiqi,et al.  Multiple error detection and correction based on redundant residue number systems , 2008, IEEE Transactions on Communications.

[13]  Christophe Jégo,et al.  A new single-error correction scheme based on self-diagnosis residue number arithmetic , 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP).

[14]  Earl E. Swartzlander,et al.  Quadruple time redundancy adders [error correcting adder] , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[15]  E. E. Swartzlander,et al.  Time redundant error correcting adders and multipliers , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[16]  Shiva Taghipour Eivazi,et al.  Error detection via redundant residue number system , 2010, 5th International Conference on Computer Sciences and Convergence Information Technology.

[17]  Eric Schwarz,et al.  Self Checking in Current Floating-Point Units , 2011, 2011 IEEE 20th Symposium on Computer Arithmetic.

[18]  S.A. Al-Arian,et al.  HPTR: Hardware partition in time redundancy technique for fault tolerance , 1992, Proceedings IEEE Southeastcon '92.

[19]  Karim Yehia,et al.  A Mixed Decimal/Binary Redundant Floating-Point Adder , 2011 .

[20]  Sarita V. Adve,et al.  The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.

[21]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[22]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[23]  Karim Faez,et al.  A Fault Tolerant Method for Residue Arithmetic Circuits , 2009, 2009 International Conference on Information Management and Engineering.