Testing of Analog Integrated Circuits

The broad aim of an integrated circuit (IC) designer working on a specific product is to provide certain functionality at minimum cost. In practice this translates into many specific goals. Some of these goals, as, for example, the optimization of certain performance measures or the minimization of chip area, are well supported by computer tools for simulation and layout. Others, such as the design of manufacturable circuits, i.e., circuits whose performance is insensitive to the unavoidable fluctuations in the manufacturing process, are supported to some extent—and increasingly so in recent years—by computational methods and computer aids (see [1] for a good review). In all these instances, the state-of-the-art of computer tools is more advanced for digital design than for analog design. This is primarily due to the fact that digital circuits are more structured than analog circuits. In the digital world, the main problem that has to be addressed is one of managing the scale and the size of the design, while in the analog world the issues are often complex and competing, and of a detailed electrical nature.

[1]  S. M. Kang Domino-CMOS barrel switch for 32-bit VLSI processors , 1987, IEEE Circuits and Devices Magazine.

[2]  Chi-Yuan Lo,et al.  Algorithms for an Advanced Fault Simulation System in MOTIS , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Sani R. Nassif,et al.  FABRICS II: A Statistically Based IC Fabrication Process Simulator , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Zygmunt Pizlo,et al.  Tolerance Assignment for IC Selection Tests , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[6]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[7]  Andrzej J. Strojwas,et al.  VLSI Yield Prediction and Estimation: A Unified Framework , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Andrzej J. Strojwas,et al.  A Pattern Recognition Based Method for IC Failure Analysis , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  W L Engl,et al.  Process and device modeling , 1986 .

[10]  K. V. Ravi,et al.  Imperfections and impurities in semiconductor silicon , 1981 .

[11]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Linda S. Milor,et al.  An efficient algorithm to determine the image of a parallelepiped under a linear transformation , 1986, SCG '86.

[13]  J. S. Hunter,et al.  Statistics for experimenters : an introduction to design, data analysis, and model building , 1979 .

[14]  Jacob A. Abraham,et al.  FAULT CHARACTERIZATION OF VLSI MOS CIRCUITS. , 1982 .