A 30 Msample/s 12b 110 mW video analog front end for digital camera

A highly integrated 30 MSample/s video analog front end for >2M pixels camera with 36 dB of programmable pixel-by-pixel gain achieves 73 dB SNR. Dynamic bias in a 12b pipeline ADC results in 48 mW power with 0.4 LSB DNL. The die is 7.6 mm/sup 2/ in 0.35 /spl mu/m CMOS with 110 mW power at 2.7 V.

[1]  K. Nishio,et al.  A CMOS front-end for CCD cameras , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  K. Nishio,et al.  A CMOS analog front-end chip-set for mega pixel camcorders , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .