Hardware-Software Codesign of Wireless Transceivers on Zynq Heterogeneous Systems

Recently, wireless technology has seen many new devices, protocols, and applications. As standards adapt to keep pace with hardware availability and user needs, the trend points towards systems that achieve high data rates with low energy consumption. Moreover, there is an emerging vision of a transceiver architecture that can adapt to multiple protocols, existing and evolving. This architecture maps computation to underlying heterogeneous computing elements, composed of processors and field programmable gate array (FPGA) fabric. Here, we introduce a method for modeling a generic orthogonal frequency division multiplexing (OFDM) wireless transceiver on the Zynq system-on-chip by decomposing the standard specifications into a set of functional blocks used in multiple protocols. Implementing the 802.11a physical (PHY) layer as an example, our approach creates Simulink model variants for both transmitter and receiver, each with a different boundary between hardware and software components. We use these models to generate hardware description language (HDL) code and bitstream for the programmable logic and C code with an executable for the advanced RISC machine (ARM) processor. We validate, profile, and analyze the models using metrics including frame time, resource utilization, and energy consumption. Our results demonstrate how to select a co-design configuration considering execution time and energy, and show how our platform can be reused for multiple-input multiple-output (MIMO) and protocol coexistence.

[1]  N. K. Shankaranarayanan,et al.  Design and Characterization of a Full-Duplex Multiantenna System for WiFi Networks , 2012, IEEE Transactions on Vehicular Technology.

[2]  Jan Langer,et al.  Software-programmable digital pre-distortion on the Zynq SoC , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[3]  Haitao Wu,et al.  Sora: High Performance Software Radio Using General Purpose Multi-core Processors , 2009, NSDI.

[4]  Peter M. Athanas,et al.  A power-efficient FPGA-based self-adaptive software defined radio , 2014, 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[5]  Kizheppatt Vipin,et al.  Dynamic Cognitive Radios on the Xilinx Zynq Hybrid FPGA , 2015, CrownCom.

[6]  Joseph R. Cavallaro,et al.  High-resolution time of arrival estimation for OFDM-based transceivers , 2015 .

[7]  Peter M. Athanas,et al.  An enhanced and embedded GNU radio flow , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[8]  Miriam Leeser,et al.  Reducing Processing Latency with a Heterogeneous FPGA-Processor Framework , 2014, 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines.

[9]  Dirk Grunwald,et al.  CODIPHY: composing on-demand intelligent physical layers , 2013, SRIF '13.

[10]  Ashutosh Sabharwal,et al.  Design of WARP: A wireless open-access research platform , 2006, 2006 14th European Signal Processing Conference.

[11]  Ian F. Akyildiz,et al.  NeXt generation/dynamic spectrum access/cognitive radio wireless networks: A survey , 2006, Comput. Networks.

[12]  Manu Bansal,et al.  Atomix: A Framework for Deploying Signal Processing Applications on Wireless Infrastructure , 2015, NSDI.

[13]  Subramanian Ramanathan,et al.  Implementing a MATLAB-Based Self-configurable Software Defined Radio Transceiver , 2015, CrownCom.

[14]  Joseph Mitola,et al.  Cognitive radio: making software radios more personal , 1999, IEEE Wirel. Commun..

[15]  Petri Mahonen,et al.  3. Wireless Open-Access Research Platform (WARP) for Flexible Radio , 2015 .

[16]  Linda Doyle,et al.  Accelerating software radio: Iris on the Zynq SoC , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[17]  Kizheppatt Vipin,et al.  Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq , 2015, 2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[18]  Hari Balakrishnan,et al.  Airblue: A system for cross-layer wireless protocol development , 2010, 2010 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS).

[19]  Dimitrios Vytiniotis,et al.  Ziria: language for rapid prototyping of wireless PHY , 2015, SIGCOMM.