Single-Phase Type-1 Frequency-Fixed FLL for Distorted Voltage Condition

Phase-locked loops (PLLs) are widely used for the synchronization of power electronic based equipment due to their ease of digital implementation and satisfactory response. This article focuses on a single-phase PLL to enhance its performance under distorted supply voltage condition. In most single-phase PLLs, the loop filter used within the control loop cannot completely reject low-order harmonics. Thus, the distortion in supply voltage significantly affects the frequency and phase estimations, both in steady-state and dynamic conditions. To overcome these problems, this article proposes a type-1 frequency-fixed frequency-locked loop (FLL). Generally, when the frequency is fixed in a PLL or FLL, the estimated variables (frequency and phase) suffer from double-frequency oscillation and phase offset whenever the system experiences any frequency variation. In the proposed work, a modified low-pass filter with notch characteristics is used to reject the double-frequency oscillation while the phase offset error is compensated by adding the linearized phase error to the estimated phase angle. Furthermore, a selective harmonic filtering technique is incorporated to improve the disturbance rejection capability under distorted conditions. These advantages make the proposed FLL robust for grid synchronization of single-phase converters. Experimental results are provided to verify the performance of the proposed FLL.

[1]  Francisco Kleber A. Lima,et al.  A Phase-Locked Loop Algorithm for Single-Phase Systems With Inherent Disturbance Rejection , 2019, IEEE Transactions on Industrial Electronics.

[2]  Josep M. Guerrero,et al.  Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems , 2012, IEEE Transactions on Power Electronics.

[3]  Frede Blaabjerg,et al.  A Synchronization Method for Single-Phase Grid-Tied Inverters , 2016, IEEE Transactions on Power Electronics.

[4]  Leonardo A. B. Tôrres,et al.  Comparison of Three Single-Phase PLL Algorithms for UPS Applications , 2008, IEEE Transactions on Industrial Electronics.

[5]  P. C. Cortizo,et al.  PLL-based repetitive control applied to the single-phase power factor correction using boost converter , 2009, 2009 35th Annual Conference of IEEE Industrial Electronics.

[6]  S.M. Silva,et al.  Performance evaluation of PLL algorithms for single-phase grid-connected systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[7]  Josep M. Guerrero,et al.  dq-Frame Cascaded Delayed Signal Cancellation- Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL , 2015, IEEE Transactions on Power Electronics.

[8]  Vassilios G. Agelidis,et al.  Estimation of single-phase grid voltage fundamental parameters using fixed frequency tuned second-order generalized integrator based technique , 2013, 2013 4th IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG).

[9]  Mohamed Shawky El Moursi,et al.  A Novel Type-1 Frequency-Locked Loop for Fast Detection of Frequency and Phase With Improved Stability Margins , 2016, IEEE Transactions on Power Electronics.

[10]  Hafiz Ahmed,et al.  Fast Estimation of Phase and Frequency for Single-Phase Grid Signal , 2019, IEEE Transactions on Industrial Electronics.

[11]  Juan C. Vasquez,et al.  Single-Phase PLLs: A Review of Recent Advances , 2017, IEEE Transactions on Power Electronics.

[12]  S.M. Silva,et al.  PLL structures for utility connected systems , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[13]  Juan C. Vasquez,et al.  A Critical Examination of Frequency-Fixed Second-Order Generalized Integrator-Based Phase-Locked Loops , 2017, IEEE Transactions on Power Electronics.

[14]  Josep M. Guerrero,et al.  Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey , 2016, IEEE Transactions on Power Electronics.

[15]  Vinod John,et al.  A novel design method for SOGI-PLL for minimum settling time and low unit vector distortion , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.

[16]  Massimo Bongiorno,et al.  Auto-normalizing Phase-Locked Loop for grid-connected converters , 2009, 2009 IEEE Energy Conversion Congress and Exposition.

[17]  Remus Teodorescu,et al.  A New Single-Phase PLL Structure Based on Second Order Generalized Integrator , 2006 .

[18]  Fengjiang Wu,et al.  Influence of Plugging DC Offset Estimation Integrator in Single-Phase EPLL and Alternative Scheme to Eliminate Effect of Input DC Offset and Harmonics , 2015, IEEE Transactions on Industrial Electronics.

[19]  M. Monfared,et al.  Design-Oriented Study of Advanced Synchronous Reference Frame Phase-Locked Loops , 2013, IEEE Transactions on Power Electronics.

[20]  J. Doval-Gandoy,et al.  Robust phase locked loops optimized for DSP implementation in power quality applications , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[21]  Li Li,et al.  A Frequency-Fixed SOGI-Based PLL for Single-Phase Grid-Connected Converters , 2017, IEEE Transactions on Power Electronics.

[22]  Josep M. Guerrero,et al.  Dynamics Assessment of Advanced Single-Phase PLL Structures , 2013, IEEE Transactions on Industrial Electronics.

[23]  Bruno A. Angelico,et al.  Stability analysis and performance evaluation of a single-phase phase-locked loop algorithm using a non-autonomous adaptive filter , 2014 .

[24]  M. Karimi-Ghartemani,et al.  A Unifying Approach to Single-Phase Synchronous Reference Frame PLLs , 2013, IEEE Transactions on Power Electronics.