Fault-tolerant architecture in a cache memory control LSI

A real-time degradable four-way set-associative cache memory control (CMC) LSI is described. Three kinds of errors, address parity error, comparator error, and multihit error, can cause functional degradation by killing the associative unit corresponding to the fault detection. The parity generator and the double comparator have no effect on the timing-sensitive path delay because of the parallel configuration of the circuits. The multihit detector occupies about 16% of the propagation delay of the critical path, from the external address input to the hit/miss output. >

[1]  T. Yoshihara,et al.  An eyperimental 1Mb cache DRAM with ECC , 1989, Symposium 1989 on VLSI Circuits.

[2]  Alan Jay Smith,et al.  Cache Memories , 1982, CSUR.

[3]  Magdy S. Abadir,et al.  Functional Testing of Semiconductor Random Access Memories , 1983, CSUR.

[4]  Robert W. Horst.  Reliable design of high-speed cache and control store memories , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[5]  J.A. Abraham,et al.  Fault and error models for VLSI , 1986, Proceedings of the IEEE.

[6]  J. Liss.  A Software Technique for Diagnosing and Correcting Memory Errors , 1986, IEEE Transactions on Reliability.

[7]  J. Yamada.  Selector-line merged built-in ECC technique for DRAMs , 1987 .

[8]  I. Koren,et al.  On gracefully degrading multiprocessors with multistage interconnection networks , 1989 .