ECO cost measurement and incremental gate sizing for late process changes
暂无分享,去创建一个
[1] David G. Chinnery,et al. Linear programming for sizing, Vth and Vdd assignment , 2005, ISLPED '05.
[2] Puneet Gupta,et al. Incremental gate sizing for late process changes , 2010, 2010 IEEE International Conference on Computer Design.
[3] Shantanu Dutt,et al. Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[4] Jarrod A. Roy,et al. ECO-system: Embracing the Change in Placement , 2007, 2007 Asia and South Pacific Design Automation Conference.
[5] GuptaPuneet,et al. ECO cost measurement and incremental gate sizing for late process changes , 2013 .
[6] Yao-Wen Chang,et al. ECO timing optimization using spare cells , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[7] Hai Zhou,et al. Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .
[8] Yao-Wen Chang,et al. ECO timing optimization using spare cells , 2007, ICCAD 2007.
[9] Jarrod A. Roy,et al. ECO-System: Embracing the Change in Placement , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Stephen P. Boyd,et al. Digital Circuit Optimization via Geometric Programming , 2005, Oper. Res..
[11] Taraneh Taghavi,et al. New placement prediction and mitigation techniques for local routing congestion , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).