Coordination of computation in a binary tree of processors: an architectural proposal