Design of an efficient 8-bit flash ADC for optical communication receivers

The proposed 8-bit Flash ADC design does not require resistor ladder circuit and it can operate at Giga Hz range with concurrent bubble error correction of 2nd order. It consists of 28 - 1 comparators and two encoding blocks. First encoding block is a 1 - out of - N coder circuit and the second consists of NAND and NOR gates i.e. a simple binary encoder. Threshold Inverter Quantizer (TIQ) technique is used in designing the comparators. There are many issues in a Flash ADC, out of which bubble error is one. Correction of bubble error reduces the loss of bits and provides much better resolution. This design provides low power, high speed and high resolution.

[1]  Michel Declercq,et al.  New encoding scheme for high-speed flash ADC's , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[2]  Shahriar Mirabbasi,et al.  A 0.35 /spl mu/m CMOS comparator circuit for high-speed ADC applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Michel Steyaert,et al.  A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Kyusun Choi,et al.  Future-ready ultrafast 8bit CMOS ADC for system-on-chip applications , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[5]  S. C. Bose,et al.  A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER , 2011 .

[6]  E. Sail,et al.  A multiplexer based decoder for flash analog-to-digital converters , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[7]  Sarfraz Hussain,et al.  Fast and Efficient Encoder with concurrent Bubble error correction for Flash ADC , 2015 .

[8]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[9]  Amit Kolhe,et al.  Design & Implementation of Low Power 3-bit Flash ADC in 0.18μm CMOS , 2012 .