Development of chip-first and die-up fan-out wafer level packaging

This study is for fan-out wafer-level packaging (FOWLP) with chip-first and die-up processing. The chips with Cu contact pads on the front-side and a die attach film on the backside are picked and placed face-up on a temporary glass carrier with a layer of light-to-heat conversion material. It is followed by compression molding with epoxy molding compound (EMC) and post mold cure (PMC) on the reconstituted wafer carrier, and then backgrinding the molded EMC to expose the Cu contact pads (Cu revealing) of the chips. The next step is to build up the redistribution layers (RDLs) from the contact pads and then mount the solder balls. Next comes the de-bonding of the carrier with a laser, and then the dicing of the whole reconstituted molded wafer into individual packages.

[1]  N. Lee,et al.  Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[2]  Vempati Srinivasa Rao,et al.  Development of High Density Fan Out Wafer Level Package (HD FOWLP) with Multi-layer Fine Pitch RDL for Mobile Applications , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[3]  Andre Cardoso,et al.  Thermally enhanced FOWLP-development of a Power-eWLB demonstrator , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[4]  H. S. Hsu,et al.  Innovative fan-out wafer level package using lamination process and adhered Si wafer on the backside , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.