Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid

Inductive effect becomes important for on-chip global interconnects, like Power/Ground (P/G) grid. Partial reluctance (the inverse of partial inductance) has been accepted to model inductive effect, for its local property. In this paper, a new method which makes full use of the structure regularity of P/G grid is proposed. With a reuse scheme and carefully handling of boundary effect, the proposed method exhibits high speed and high accuracy. Numerical results demonstrate the proposed method can handle large-scale P/G grid with high accuracy and is at least several times faster than existing methods.

[1]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[2]  Hao Ji,et al.  How to efficiently capture on-chip inductance effects: introducing a new circuit element K , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  Albert E. Ruehli,et al.  Inductance calculations in a complex integrated circuit environment , 1972 .

[4]  Wenjian Yu,et al.  An efficient 3D reluctance extractor for on-chip interconnects , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[5]  D. Ross Computer-aided design , 1961, CACM.

[6]  R. J. Joenk,et al.  IBM journal of research and development: information for authors , 1978 .

[7]  Yici Cai,et al.  Pattern-Based Iterative Method for Extreme Large Power/Ground Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.