New approach to block-level 3D IC layout design
暂无分享,去创建一个
[1] Maciej Ogorzalek,et al. Computer-Aided 3D ICs Layout Design , 2014 .
[2] Malgorzata Chrzanowska-Jeske,et al. Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Maciej Ogorzalek,et al. Intelligent 3D layout design with shape grammars , 2013, 2013 6th International Conference on Human System Interactions (HSI).
[4] Yoji Kajitani,et al. VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] G. Stiny. Introduction to Shape and Shape Grammars , 1980 .
[6] Kia Bazargan,et al. Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.
[7] Jason Cong,et al. A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.
[8] Jonathan Cagan. Shape annealing solution to the constrained geometric knapsack problem , 1994, Comput. Aided Des..
[9] Jonathan Cagan,et al. A Blend of Different Tastes: The Language of Coffeemakers , 1998 .
[10] Yuan Xie,et al. System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs) , 2009, 2009 Asia and South Pacific Design Automation Conference.
[11] Manuela Ruiz-Montiel,et al. Shapes, Grammars, Constraints and Policies , 2011, SHAPES.
[12] Grazyna Slusarczyk,et al. Designing Floor-Layouts with the Assistance of Curious Agents , 2006, International Conference on Computational Science.
[13] Guojun Lu,et al. Review of shape representation and description techniques , 2004, Pattern Recognit..