Design and Implementation of Configurable Cache Coherence Protocol for Multi-Core Processor