A table reduction technique for logarithmically architected digital filters

The logarithmic number system (LNS) has been shown to offer high speed and precision metrics. Unfortunately, in practice, its precision is limited by the addressing space of high-speed semiconductor memory. An algorithm is presented which significantly reduces this memory requirement. As a result, both high speeds and precision can be obtained using the existing ECL, HMOS, or bipolar hardware.