A 43mW CT complex /spl Delta//spl Sigma/ ADC with 23MHz of signal bandwidth and 68.8dB SNDR

A low-power wide-BW CT complex /spl Delta//spl Sigma/ ADC suitable for a low-IF receiver is fabricated in a 0.18 /spl mu/m CMOS process and consumes 42.6mW from a 1.8V supply. The IC achieves 68.8dB SNDR and a DR of 72.5dB over a 23.0MHz band centered around 11.5MHz.

[1]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[2]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  A. Wiesbauer,et al.  A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[4]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[5]  K. Philips,et al.  A 4.4mW 76dB complex /spl Sigma//spl Delta/ ADC for Bluetooth receivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).