Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation

This paper introduces several techniques for achieving RF and analog CMOS circuits for wireless communication systems under ultra-low-voltage supply, such as 0.5V. Forward body biasing and inverter-based circuit techniques were applied in the design of a feedforward Δ-Σ A/D modulator operating with a 0.5V supply. Transformer utilization is also presented as an inductor area reduction technique. In addition, application of stochastic resonance to A/D conversion is discussed as a future technology.

[1]  Akira Matsuzawa,et al.  Analog IC Technologies for Future Wireless Systems , 2006, IEICE Trans. Electron..

[2]  Yann Le Guillou,et al.  Analyzing sigma-delta ADCs in deep-submicron CMOS technologies , 2005 .

[3]  T. Matsuoka,et al.  Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS , 1996, International Electron Devices Meeting. Technical Digest.

[4]  Jun Wang,et al.  A switched‐capacitor programmable gain amplifier using dynamic element matching , 2007 .

[5]  Carson C. Chow,et al.  Stochastic resonance without tuning , 1995, Nature.

[6]  A. Ziel.  Noise in solid state devices and circuits , 1986 .

[7]  Liang-Hung Lu,et al.  A CMOS 5-GHz micro-power LNA , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[8]  Chongwu Zhou,et al.  Noise-Enhanced Detection of Subthreshold Signals With Carbon Nanotubes , 2006, IEEE Transactions on Nanotechnology.

[9]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  Toshimasa Matsuoka,et al.  Test structure for precise measurement of MOSFET matching properties , 2004 .

[11]  Tetsuya Asai,et al.  Stochastic Resonance in an Ensemble of Single-Electron Neuromorphic Devices and its Application to Competitive Neural Networks , 2005 .

[12]  Andreas Kaiser,et al.  Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits , 1999 .

[13]  Bram Nauta,et al.  A CMOS transconductance-C filter technique for very high frequencies , 1992 .

[14]  Akira Matsuzawa.  Digital-Centric RF CMOS Technologies , 2008, IEICE Trans. Electron..

[15]  Toshimasa Matsuoka,et al.  Design of a 0.5 V Op-Amp Based on CMOS Inverter Using Floating Voltage Sources , 2008, IEICE Trans. Electron..

[16]  Mourad N. El-Gamal,et al.  Gain and frequency controllable sub-1 V 5.8 GHz CMOS LNA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[17]  Jaime Ramírez-Angulo,et al.  Two new VHF tunable CMOS low-voltage linear transconductors and their application to HF GM-C filter design , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[18]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[19]  O. Oliaei.  Stochastic resonance in sigma-delta modulators , 2003 .

[20]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[21]  Kenji Taniguchi,et al.  Threshold Voltage Mismatch of FD-SOI MOSFETs , 2004 .

[22]  Toshimasa Matsuoka,et al.  A CMOS IF Variable Gain Amplifier with Exponential Gain Control , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[23]  Toshimasa Matsuoka,et al.  A 0.5 V feedforward delta-sigma modulator with inverter-based integrator , 2009, 2009 Proceedings of ESSCIRC.

[24]  P. Wambacq,et al.  Low-power 5 GHz LNA and VCO in 90 nm RF CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[25]  Ru Huang,et al.  A 0.4-V Low Noise Amplifier Using Forward Body Bias Technology for 5 GHz Application , 2007, IEEE Microwave and Wireless Components Letters.

[26]  Toshimasa Matsuoka,et al.  Application of Noise-Enhanced Detection of Subthreshold Signals for Communication Systems , 2009, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[27]  Kong-Pang Pun,et al.  A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.

[28]  R. Schaller,et al.  Technological innovation in the semiconductor industry: A case study of the International Technology Roadmap for Semiconductors (ITRS) , 2001, PICMET '01. Portland International Conference on Management of Engineering and Technology. Proceedings Vol.1: Book of Summaries (IEEE Cat. No.01CH37199).

[29]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[30]  Kenji Ohta,et al.  Ultra low power supply voltage (0.3 V) operation with extreme high speed using bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced fast-signal-transmission shallow well , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[31]  Toshimasa Matsuoka,et al.  A Transformer Noise-Canceling Ultra-Wideband CMOS Low-Noise Amplifier , 2010, IEICE Trans. Electron..

[32]  Gregoire Nicolis,et al.  Stochastic resonance , 2007, Scholarpedia.

[33]  Atila Alvandpour,et al.  Utilizing Process Variations for Reference Generation in a Flash ADC , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[34]  Toshimasa Matsuoka,et al.  A 0.5 V Area-Efficient Transformer Folded-Cascode CMOS Low-Noise Amplifier , 2009, IEICE Trans. Electron..

[35]  Ramón González Carvajal,et al.  Low voltage class AB output stages for CMOS op-amps using floating capacitors , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[36]  Koji Nii,et al.  A Robust Silicon-on-Insulator Static-Random-Access-Memory Architecture by using Advanced Actively Body-Bias Controlled Technology , 2008 .

[37]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[38]  H.-H. Hsieh,et al.  Gain-Enhancement Techniques for CMOS Folded Cascode LNAs at Low-Voltage Operations , 2008, IEEE Transactions on Microwave Theory and Techniques.

[39]  Jeffrey Bokor,et al.  Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[40]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[41]  Toshimasa Matsuoka,et al.  Analytical design of a 0.5V 5GHz CMOS LC-VCO , 2009, IEICE Electron. Express.

[42]  Van De Plassche,et al.  Dynamic element matching for high-accuracy monolithic D/A converters , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[43]  Toshimasa Matsuoka,et al.  A 1-V 120-MHz FD-SOI CMOS linear-in-dB variable gain amplifier , 2005, IEICE Electron. Express.