Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations

Intrinsic threshold voltage fluctuations introduced by local oxide thickness variations (OTVs) in deep submicrometer (decanano) MOSFETs are studied using three-dimensional (3-D) numerical simulations on a statistical scale. Quantum mechanical effects are included in the simulations employing the density gradient (DG) formalism. The random Si/SiO/sub 2/ and gate/SiO/sub 2/ interfaces are generated from a power spectrum corresponding to the autocorrelation function of the interface roughness. The impact on the intrinsic threshold voltage fluctuations of both the parameters used to reconstruct the random interface and the MOSFET design parameters are studied using carefully designed simulation experiments. The simulations show that intrinsic threshold voltage fluctuations induced by local OTV become significant when the dimensions of the devices become comparable to the correlation length of the interface. In MOSFETs with characteristic dimensions below 30 nm and conventional architecture, they are comparable to the threshold voltage fluctuations introduced by random discrete dopants.

[1]  T. Nee,et al.  Quantum Spectroscopy of the Low-Field Oscillations in the Surface Impedance , 1968 .

[2]  R.W. Keyes,et al.  Physical limits in digital electronics , 1975, Proceedings of the IEEE.

[3]  P. Hahn,et al.  The Si–SiO2 interface: Correlation of atomic structure and electrical properties , 1984 .

[4]  Ferry,et al.  Surface roughness at the Si(100)-SiO2 interface. , 1985, Physical review. B, Condensed matter.

[5]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[6]  Hiroshi Iwasaki,et al.  Scaling Analysis of SiO2/Si Interface Roughness by Atomic Force Microscopy , 1994 .

[7]  Robert Sinclair,et al.  Atomic-Order Planarization of Ultrathin SiO2/Si(001) Interfaces , 1994 .

[8]  Roughness analysis of Si/SiGe heterostructures , 1995 .

[9]  H. Iwai,et al.  1.5 nm direct-tunneling gate oxide Si MOSFET's , 1996 .

[10]  K. Taniguchi,et al.  Study of interface roughness dependence of electron mobility in Si inversion layers using the Monte Carlo method , 1996 .

[11]  M. R. Pinto,et al.  Electron and hole quantization and their impact on deep submicron silicon p- and n-MOSFET characteristics , 1997 .

[12]  Wayne H. Knox,et al.  Si/SiO2 interface roughness: Comparison between surface second harmonic generation and x-ray scattering , 1997 .

[13]  Heiji Watanabe,et al.  HF-chemical etching of the oxide layer near a SiO2/Si(111) interface , 1998 .

[14]  D. Z.-Y. Ting,et al.  Interface Roughness Effects in Ultra-Thin Tunneling Oxides , 1998, VLSI Design.

[15]  Zhiping Yu,et al.  Multi-dimensional Quantum Effect Simulation Using a Density-Gradient Model and Script-Level Programming Techniques , 1998 .

[16]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[17]  Subhash Saini,et al.  Hierarchical approach to "atomistic" 3-D MOSFET simulation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Shih-Wei Sun,et al.  A closed-form back-gate-bias related inverse narrow-channel effect model for deep-submicron VLSI CMOS devices using shallow trench isolation , 2000 .

[19]  G. Dewey,et al.  30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[20]  Eric Cassan,et al.  Calculation of direct tunneling gate current through ultra-thin oxide and oxide/nitride stacks in MOSFETs and H-MOSFETs , 2000 .

[21]  A. Pirovano,et al.  Explaining the dependences of the hole and electron mobilities in Si inversion layers , 2000 .

[22]  A. Asenov,et al.  Effect of oxide interface roughness on the threshold voltage fluctuations in decanano MOSFETs with ultrathin gate oxides , 2000, International Conference on Simulation of Semiconductor Processes and Devices.

[23]  A. Pirovano,et al.  On the correlation between surface roughness and inversion layer mobility in Si-MOSFETs , 2000, IEEE Electron Device Letters.

[24]  Andrew R. Brown,et al.  Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: a 3-D density-gradient simulation study , 2001 .

[25]  T. Ono,et al.  Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation induced by tunnel leakage current , 2001 .