High performance in tree-based parallel architectures

The integrated schema called "complex node" couples twin processors, which share a dual-port memory supporting a bidirectional, high-speed communication link. The paper considers the contribution of this device to tree-structured processor hierarchies. As shown by theoretical analysis, increased complex node performance may ensure optimality under reasonable conditions in terms of connectivity and memory speed, which can be easily attained by commercial equipment. This endows the overall research with additional value from a technical point of view. The integrated approach has been implemented by using transputers for experimental development; related advantages in a specific application (implementation of associative models) are also highlighted.

[1]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[2]  D. GABOR,et al.  Holographic Model of Temporal Recall , 1968, Nature.

[3]  Magdy A. Bayoumi,et al.  The Hierarchical Hypercube: A New Interconnection Topology for Massively Parallel Systems , 1994, IEEE Trans. Parallel Distributed Syst..

[4]  Debasish Ghose,et al.  Optimal Sequencing and Arrangement in Distributed Single-Level Tree Networks with Communication Delays , 1994, IEEE Trans. Parallel Distributed Syst..

[5]  Sergio Bottini.  An algebraic model of an associative noise-like coding memory , 2004, Biological Cybernetics.

[6]  Davide Anguita,et al.  SOM-based interpolation to image compression , 1995 .

[7]  Alberto Diaspro,et al.  A performance analysis of an associative system for image classification , 1993, Pattern Recognit. Lett..

[8]  Mee Yee Chan,et al.  Fault-Tolerant Embedding of Complete Binary Trees in Hypercubes , 1993, IEEE Trans. Parallel Distributed Syst..

[9]  D. GABOR,et al.  Improved Holographic Model of Temporal Recall , 1968, Nature.

[10]  Davide Anguita,et al.  Associative structures for vision , 1994, Multidimens. Syst. Signal Process..

[11]  Hee Yong Youn,et al.  On Implementing Large Binary Tree Architectures in VLSI and WSI , 1989, IEEE Trans. Computers.

[12]  Davide Anguita,et al.  Shared-memory architecture to implement a high-connectivity processing node , 1995 .

[13]  Yakup Paker,et al.  A parallel FFT algorithm for transputer networks , 1991, Parallel Comput..

[14]  Gurindar S. Sohi,et al.  The Use of Feedback in Multiprocessors and Its Application to Tree Saturation Control , 1990, IEEE Trans. Parallel Distributed Syst..

[15]  Sartaj Sahni,et al.  Image Shrinking and Expanding on a Pyramid , 1993, IEEE Trans. Parallel Distributed Syst..

[16]  M. H. Schultz,et al.  Topological properties of hypercubes , 1988, IEEE Trans. Computers.

[17]  Rodolfo Zunino,et al.  Parallel Implementation of Associative Memories for Image Classification , 1993, Parallel Comput..