As the current 193nm ArF immersion lithography technology is approaching its bottleneck, multiple patterning techniques have to be introduced to fulfill the process requirements in the sub-20nm technology node. Among all different patterning techniques, triple patterning lithography (TPL) is one of the major options for 14 nm or 10 nm technology node, which has a substantial requirement on process control and cost control at the same time. Patterning decomposition is the key step for the success of TPL. In the conventional TPL lithography, a constant spacing distance dmin is used to determine whether two nearby features should be on the same mask. However, in reality, the no-print and the best-print scenarios can never be separated by a clear constant number. Indeed, the decomposition criteria is closed related to lithography printing parameters, pattern types, and geometry distances. The conventional spacing rule with a constant number is way too simple. In this paper, we re-evaluate the conventional minimum spacing rule and utilize a local pattern cost model to evaluate our previous optimal TPL algorithm. Given a user specified local pattern aware cost model, our algorithm can easily embed the model into our formulation and compute an optimal solution. This demonstrates the extendability and robustness of our previous TPL algorithm.
[1]
Jae-Seok Yang,et al.
Overlay aware interconnect and timing variation modeling for double patterning technology
,
2008,
ICCAD 2008.
[2]
Andrew B. Kahng,et al.
Layout decomposition for double patterning lithography
,
2008,
2008 IEEE/ACM International Conference on Computer-Aided Design.
[3]
Martin D. F. Wong,et al.
Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology
,
2012,
DAC Design Automation Conference 2012.
[4]
Yao-Wen Chang,et al.
A novel layout decomposition algorithm for triple patterning lithography
,
2012,
DAC Design Automation Conference 2012.
[5]
Kun Yuan,et al.
Layout Decomposition for Triple Patterning Lithography
,
2015,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6]
David Z. Pan,et al.
Layout optimizations for double patterning lithography
,
2009,
2009 IEEE 8th International Conference on ASIC.
[7]
Zigang Xiao,et al.
A polynomial time triple patterning algorithm for cell based row-structure layout
,
2012,
2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).