A system of array families and synthesized soft arrays for the POWER9™ processor in 14nm SOI FinFET technology

The POWER9™ Processor in 14 nm SOI FinFET technology makes use of 7 different families of arrays. This paper gives an overview on advantages of different implementations, focusing on two key innovations introduced with this processor generation: Fast and low-latency write assist schemes for single-voltage performance arrays, as well as a new methodology, the synthesized soft arrays, to enable significant improvements for small array structures in both area and design efficiency.

[1]  Brian W. Thompto.  POWER9: Processor for the cognitive era , 2016, 2016 IEEE Hot Chips 28 Symposium (HCS).

[2]  Rahul M. Rao,et al.  3.1 POWER9™: A processor family optimized for cognitive computing with 25Gb/s accelerator links and 16Gb/s PCIe Gen4 , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Juergen Pille,et al.  A 32kB 2R/1W L1 data cache in 45nm SOI technology for the POWER7TM processor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Robert C. Aitken,et al.  On the efficacy of write-assist techniques in low voltage nanoscale SRAMs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[5]  Floyd Michael,et al.  3.1 POWER9TM: A processor family optimized for cognitive computing with 25Gb/s accelerator links and 16Gb/s PCIe Gen4 , 2017 .

[6]  Teja Singh,et al.  Jaguar: A next-generation low-power x86-64 core , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.