A hardware/software concurrent design for a real-time SP@ML MPEG2 video-encoder chip set

This paper presents a design for a real-time MPEG2 SP@ML video-encoder chip set. Its main features are: hardware/software partitioning based on a software encoder analysis, and a pipeline architecture where hardware and software interact closely and smoothly. We use a hardware/software concurrent design technique with fast verification to avoid major modifications at architectural and RTL levels. The chips were successfully fabricated with 0.5-/spl mu/m CMOS technology.

[1]  Masahiko Yoshimoto,et al.  A chip set architecture for programmable real-time MPEG2 video encoder , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[2]  Daniel Gajski,et al.  Software estimation using a generic-processor model , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[3]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[4]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[5]  Andreas Graf,et al.  A chip set for MPEG-2 video encoding , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.