Serial architecture for fuzzy controllers: hardware implementation using analog/digital VLSI techniques

A new architecture is presented for the implementation of fuzzy systems using analog-digital techniques. This architecture is directed towards allowing the implementation of many rules on the same chip, including the fuzzy inference engine and the defuzzifier. This approach is based on a total or partial sequential operation of both the fuzzifier and the defuzzifier. A basic operational cell for a membership function circuit as well as its programmable version are described and used for realizing the proposed architecture in a CMOS technology.