Field Programmable Gate Arrays in FSM Design

The chapter is devoted to application of field programmable gate arrays (FPGA) in the design of logic circuits of FSMs. The general characteristic of FPGA is given. The methods are shown used for the trivial implementation (without the hardware reduction) of FSM’s logic circuits. The main methods of state assignment are discussed in details. At last, there are discussed the methods of hardware reduction for FPGA-based FSMs.

[1]  Bernhard Eschermann,et al.  State assignment for hardwired VLSI control units , 1993, CSUR.

[3]  Krzysztof Sapiecha,et al.  An efficient algorithm of perfect state encoding for CPLD based systems , 1998 .

[4]  Mariusz Rawski,et al.  The Influence of Functional Decomposition on Modern Digital Design Process , 2005 .

[5]  Majid Ahmadi,et al.  A semi-Gray encoding algorithm for low-power state assignment , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Reiner Kolla,et al.  Spanning tree based state encoding for low power dissipation , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[7]  Fabio Somenzi,et al.  Logic synthesis and verification algorithms , 1996 .

[8]  Dariusz Kania.  Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[9]  Nadine Gottschalk,et al.  Vlsi Physical Design From Graph Partitioning To Timing Closure , 2016 .

[10]  Bob Zeidman,et al.  Designing with FPGAs and CPLDs , 2002 .

[11]  Dariusz Kania,et al.  State assignment for PAL-based CPLDs , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Sungju Park,et al.  A now state assignment technique for testing and low power , 2004, Proceedings. 41st Design Automation Conference, 2004..

[14]  Dariusz Kania.  Coding Capacity of PAL-based Logic Blocks Included in CPLDs and FPGAs , 2000 .

[15]  S. Valeri,et al.  Synthesis of sequential circuits on programmable logic devices based on new models of finite state machines , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[16]  Irith Pomeranz,et al.  GALLOP: genetic algorithm based low power FSM synthesis by simultaneous partitioning and state assignment , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[17]  Kaushik Roy,et al.  SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[18]  A. A. Barkalov.  Principles of logic optimization for a moore microprogrammed automaton , 1998 .

[19]  Chi-Ying Tsui,et al.  Low-power state assignment targeting two- and multilevel logic implementations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Santanu Chattopadhyay,et al.  Genetic algorithm based approach for integrated state assignment and flipflop selection in finite state machine synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[22]  Pascal Sicard,et al.  Multi-level synthesis on programmable devices in the ASYL system , 1990, [Proceedings] EURO ASIC `90.

[23]  Giovanni De Micheli.  Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  S. Chmielewski,et al.  Optimization of Moore FSM on system-on-chip using PAL technology , 2008, 2008 International Conference on "Modern Problems of Radio Engineering, Telecommunications and Computer Science" (TCSET).

[25]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[26]  C. Silvano,et al.  Low-power state assignment techniques for finite state machines , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[27]  Massoud Pedram,et al.  Low power synthesis of finite state machines with mixed D and T flip-flops , 2003, ASP-DAC '03.

[28]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2005, J. Syst. Archit..

[29]  Alexander Barkalov,et al.  Evolution of Programmable Logic , 2009 .

[30]  D. Kania.  Two-level logic synthesis on PALs , 1999 .

[31]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[32]  Valery Sklyarov.  Synthesis and Implementation of RAM-Based Finite State Machines in FPGAs , 2000, FPL.

[33]  D Kania.  An Efficient Algorithm for Output Coding in Pal Based Cplds (TECHNICAL NOTE) , 2002 .

[34]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[35]  Sadiq M. Sait,et al.  Finite state machine state assignment for area and power minimization , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[36]  Remigiusz Wiśniewski,et al.  Synthesis of Compositional Microprogram Control Unitsfor Programmable Devices , 2008 .

[37]  Tsutomu Sasao,et al.  Output Phase Optimization for AND-OR-EXOR PLAs with Decoders and Its Application to Design of Adders , 2005, IEICE Trans. Inf. Syst..

[38]  Tsutomu Sasao,et al.  Logic Synthesis and Verification , 2013 .

[39]  A. Richard Newton,et al.  MUSE: a multilevel symbolic encoding algorithm for state assignment , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  Tiziano Villa,et al.  Symbolic two-level minimization , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[41]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[42]  Heng Hu,et al.  A heuristic state assignment algorithm targeting area , 2003, ASICON 2003.

[43]  Alexander Barkalov,et al.  Synthesis and Optimization of FPGA-Based Systems , 2014 .

[44]  Srinivas Devadas,et al.  Exact algorithms for output encoding, state assignment, and four-level Boolean minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[45]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[46]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[47]  Luca Benini,et al.  State assignment for low power dissipation , 1995 .

[48]  Jing-Yang Jou,et al.  ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[49]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .

[50]  Irith Pomeranz,et al.  STOIC: state assignment based on output/input functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[51]  D. Kania.  Efficient approach to synthesis of multioutput Boolean functions on PAL-based devices , 2003 .

[52]  A. Civit-Balcells,et al.  ROM-Based Finite State Machine Implementation in Low Cost FPGAs , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[53]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[54]  Dariusz Kania,et al.  Finite State Machine Logic Synthesis for Complex Programmable Logic Devices , 2013 .

[55]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[56]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[57]  Dariusz Kania.  Logic synthesis of multi-output functions for PAL-based CPLDs , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[58]  Vasco M. Manquinho,et al.  DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[59]  Ignacio Garcia-Vargas,et al.  ROM-based FSM implementation using input multiplexing in FPGA devices , 2004 .

[60]  Alexander Barkalov,et al.  Optimization of logic circuit of Moore FSM on CPLD , 2007 .

[61]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[62]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[63]  Dariusz Kania,et al.  Decomposition-based synthesis and its application in PAL-oriented technology mapping , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.

[64]  Alexander Barkalov.  DESIGN OF MEALY FINITE-STATE MACHINES WITH THE TRANSFORMATION OF OBJECT CODES , 2005 .

[65]  Yinshui Xia,et al.  Genetic algorithm based state assignment for power and area optimisation , 2002 .

[66]  Alexander Barkalov,et al.  Reduction in the Number of PAL Macrocells in the Circuit of a Moore FSM , 2007, Int. J. Appl. Math. Comput. Sci..