Predictive Formulae for OPC With Applications to Lithography-Friendly Routing

Due to the subwavelength lithography, manufacturing sub-90-nm feature sizes require intensive use of resolution-enhancement techniques, among which optical proximity correction (OPC) is the most popular technique in industry. Considering the OPC effects during routing can significantly alleviate the cost of postlayout OPC operations. In this paper, we present an efficient, accurate, and economical analytical formula for intensity computation and develop the first modeling of postlayout OPC based on a quasi-inverse lithography technique. The technique provides key insights into a new direction for postlayout OPC modeling during routing. Extensive simulations with SPLAT, the golden lithography simulator in academia and industry, show that our intensity formula has high fidelity. Incorporating the OPC costs computed by the quasi-inverse lithography technique for our postlayout OPC modeling into a router, the router can be guided to maximize the effects of the correction. Compared with a rule-based OPC method, the experimental results show that our approach can achieve 15% and 16% reductions in the maximum and average layout distortions, respectively.

[1]  Li-Da Huang,et al.  Optical proximity correction (OPC): friendly maze routing , 2004, DAC.

[2]  David Z. Pan,et al.  RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[3]  Yao-Wen Chang,et al.  Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Jason Cong,et al.  MARS-a multilevel full-chip gridless routing system , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Dayanand N. Naik,et al.  Applied Multivariate Statistics with SAS Software , 1997 .

[6]  H. Yao,et al.  Efficient Process-Hotspot Detection Using Range Pattern Matching , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[7]  Roger Fabian W. Pease,et al.  Exploiting structure in fast aerial image computation for integrated circuit patterns , 1997 .

[8]  Yao-Wen Chang,et al.  Predictive Formulae for OPC With Applications to Lithography-Friendly Routing , 2010, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Yao-Wen Chang,et al.  Multilevel full-chip gridless routing considering optical proximity correction , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[10]  Kun Yuan,et al.  ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  H. Hopkins,et al.  Wave theory of aberrations , 1950 .

[12]  Vivek Raghavan,et al.  Model-assisted routing for improved lithography robustness , 2007, SPIE Advanced Lithography.

[13]  Lars Liebmann,et al.  Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.

[14]  J. Goodman.  Introduction to Fourier optics , 1969 .

[15]  Avideh Zakhor,et al.  Fast optical and process proximity correction algorithms for integrated circuit manufacturing , 1998 .

[16]  Ting-Chi Wang,et al.  Maze routing with OPC consideration , 2005, ASP-DAC.

[17]  Franklin M. Schellenberg.  Resolution enhancement technology: the past, the present, and extensions for the future , 2004, SPIE Advanced Lithography.