Design and Analysis of Interconnection Network of Reconfigurable Cryptographic Processor

The reconfigurable cryptographic processor is an integrated circuit that is used for data encryption or decryption. The logic structure and function of this processor is reconfigurable, so it can implement many different cipher algorithms flexibly and quickly. The interconnection network of the reconfigurable cryptographic processor is the data transmission path, so it has very important influence on the flexibility, performance and scale of the processor. In this paper, several conceptions such as connectivity, network width, network scale have been proposed, some design principles of the interconnection network have been given, three typical interconnection networks named all interconnected, single bus, multiple bus have been introduced and their features have been analyzed.

[1]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[2]  Dinesh Bhatia,et al.  Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers , 1999, IEEE Trans. Computers.

[3]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[4]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[5]  Mark Shand,et al.  Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..