New improved 1-bit full adder cells

The 1-bit full adder is a very important component in the design of application specific integrated circuits. In this paper, authors propose three new 1-bit full adders having a delay of 2-transistor (2T) using existing XOR and XNOR gates. The power consumption, delay and area of these new full adders are compared with existing ones and the results appear to be promising. The combination of low power, low transistor count and lesser delay makes the new full adders a viable option for efficient design.

[1]  Mariano Aguirre,et al.  An Alternative Logic Approach to Implement High-Speed Low-Power Full Adder Cells , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.

[2]  A. Guyot,et al.  Low power CMOS digital design , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[3]  Mohamed A. Elgamel,et al.  Noise tolerant low voltage XOR-XNOR for fast arithmetic , 2003, GLSVLSI '03.

[4]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[5]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[6]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .