A Min-area Solution to Performance and RLC Crosstalk Driven Global Routing Problem

This paper presents a novel global routing algorithm, AT-PO-GR, to minimize the routing area under both congestion, timing, and RLC crosstalk constraints. The proposed algorithm is consisted of three key parts: (1) timing and congestion optimization; (2) crosstalk budgeting and estimation; and (3) crosstalk elimination and local refinement. Compared with the recent work introduced in [9] and [10], the proposed algorithm can achieve smaller routing area and fewer shields under the same design constraints, yet use less running time.

[1]  Jinjun Xiong,et al.  Full-chip routing optimization with RLC crosstalk budgeting , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Fred W. Glover,et al.  Future paths for integer programming and links to artificial intelligence , 1986, Comput. Oper. Res..

[3]  Takayasu Sakurai,et al.  Simple expressions for interconnection delay, coupling and crosstalk in VLSI's , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  Xianlong Hong,et al.  The key technologies of performance optimization for nanometer routing , 2003, ASICON 2003.

[5]  James D. Z. Ma,et al.  Towards global routing with RLC crosstalk constraints , 2002, DAC '02.

[6]  Yici Cai,et al.  A novel and efficient timing-driven global router for standard cell layout design based on critical network concept , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Lei He,et al.  Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization , 2000, ISPD '00.

[8]  Jinjun Xiong,et al.  Performance and RLC crosstalk driven global routing , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Ling Zhang,et al.  Performance optimization global routing with RLC crosstalk constraints , 2003, ASICON 2003.

[10]  Dongsheng Wang,et al.  Post global routing crosstalk synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Jun Gu,et al.  A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).