NVSim-VXs: An improved NVSim for variation aware STT-RAM simulation

Spin-transfer torque random access memory (STT-RAM) recently received significant attentions for its promising characteristics in cache and memory applications. As an early-stage modeling tool, NVSim has been widely adopted for simulations of emerging nonvolatile memory technologies in computer architecture research, including STT-RAM, ReRAM, PCM, etc. In this work, we introduce a new member of NVSim family - NVSim-VXs, which enables statistical simulation of STT-RAM for write performance, errors, and energy consumption. This enhanced model takes into account the impacts of parametric variabilities of CMOS and MTJ devices and the chip operating temperature. It is also calibrated with Monte-Carlo Simulations based on macro-magnetic and SPICE models, covering five technology nodes between 22nm and 90nm. NVSim-VXs strongly supports the fast-growing needs of STT-RAM research on reliability analysis and enhancement, announcing the next important stage of NVSim development.

[1]  Norman P. Jouppi,et al.  Cacti 3. 0: an integrated cache timing, power, and area model , 2001 .

[2]  Hai Li,et al.  The 3-D Stacking Bipolar RRAM for High Density , 2012, IEEE Transactions on Nanotechnology.

[3]  Yu Wang,et al.  ADAMS: Asymmetric differential STT-RAM cell structure for reliable and high-performance applications , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Elena I. Vatajelu,et al.  Integration of STT-MRAM model into CACTI simulator , 2014, 2014 9th International Design and Test Symposium (IDT).

[5]  Yiran Chen,et al.  Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[7]  Cong Xu,et al.  NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Ying Wang,et al.  An architecture-level cache simulation framework supporting advanced PMA STT-MRAM , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[9]  Yu Wang,et al.  PS3-RAM: A fast portable and scalable statistical STT-RAM reliability analysis method , 2012, DAC Design Automation Conference 2012.

[10]  M. Nakamura,et al.  A study for 0.18 /spl mu/m high-density MRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[11]  Wei Zhang,et al.  A thermal and process variation aware MTJ switching model and its applications in soft error analysis , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Yiran Chen,et al.  STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  Yiran Chen,et al.  A Novel Self-Reference Technique for STT-RAM Read and Write Reliability Enhancement , 2014, IEEE Transactions on Magnetics.

[14]  Improving STT MRAM storage density through smaller-than-worst-case transistor sizing , 2009, 2009 46th ACM/IEEE Design Automation Conference.