Sidewall spacer layer engineering for improvement of analog/RF performance of nanoscale double-gate junctionless transistors