System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip

Provides a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurations. These configurations represent the range of meaningful power and performance tradeoffs that are obtainable by adjusting parameter values for a fixed application mapped onto the SOC architecture. The approach extensively prunes the potentially large configuration space by taking advantage of parameter dependencies. The authors have successfully incorporated the technique into the parameterized SOC tuning environment (Platune) and applied it to a number of applications.

[1]  Frank Vahid,et al.  Interface and cache power exploration for core-based embedded system design , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[2]  Miodrag Potkonjak,et al.  Application-driven synthesis of core-based systems , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Jörg Henkel,et al.  Instruction-based system-level power evaluation of system-on-a-chip peripheral cores , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Massoud Pedram,et al.  High-level power modeling, estimation, and optimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Paul D. Franzon,et al.  Energy consumption modeling and optimization for SRAM's , 1995, IEEE J. Solid State Circuits.

[6]  Ed F. Deprettere,et al.  A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems , 2001, J. VLSI Signal Process..

[7]  Thomas H. Krodel.  Power play-fast dynamic power estimation based on logic simulation , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[8]  Massoud Pedram,et al.  Profile-driven program synthesis for evaluation of system power dissipation , 1997, DAC.

[9]  R. Tjarnstrom.  Power dissipation estimate by switch level simulation (CMOS circuits) , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  Frank Vahid,et al.  Interface exploration for reduced power in core-based systems , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[11]  David H. Albonesi,et al.  Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.

[12]  Radu Marculescu,et al.  Information theoretic measures for power analysis [logic design] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Seongsoo Hong,et al.  Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems , 2002 .

[14]  Nikil D. Dutt,et al.  Local memory exploration and optimization in embedded systems , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  G. Y. Yacoub,et al.  An accurate simulation technique for short-circuit power dissipation based on current component isolation , 1989, IEEE International Symposium on Circuits and Systems,.

[16]  Jörg Henkel,et al.  Trace-driven system-level power evaluation of system-on-a-chip peripheral cores , 2001, ASP-DAC '01.

[17]  Luca Benini,et al.  Cycle-accurate simulation of energy consumption in embedded systems , 1999, DAC '99.

[18]  Sujit Dey,et al.  Register-transfer level estimation techniques for switching activity and power consumption , 1996, Proceedings of International Conference on Computer Aided Design.

[19]  Bill Moyer,et al.  A programmable unified cache architecture for embedded applications , 2000, CASES '00.

[20]  Farid N. Najm,et al.  Towards a high-level power estimation capability [digital ICs] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Jörg Henkel,et al.  A framework for estimating and minimizing energy dissipation of embedded HW/SW systems , 2001 .

[22]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[24]  R. Marculescu,et al.  Information theoretic measures for power analysis : Low power design , 1996 .

[25]  Donatella Sciuto,et al.  Energy estimation for 32-bit microprocessors , 2000, CODES '00.

[26]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .