A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB

This paper presents a second-generation mostly-digital background-calibrated oversampling ADC based on voltage- controlled ring oscillators (VCROs). Its performance is in line with the best ΔΣ modulator ADCs published to date, but it occupies much less circuit area, is reconfigurable, and consists mainly of digital circuitry. Enhancements relative to the first-generation version include digitally background-calibrated open-loop V / I conversion in the VCRO to increase ADC bandwidth and enable operation from a single low-voltage power supply, quadrature coupled ring oscillators to reduce quantization noise, digital over-range correction to improve dynamic range and enable graceful overload behavior, and various circuit-level improvements. The ADC occupies 0.075 mm2 in a 65 nm CMOS process and operates from a single 0.9-1.2 V supply. Its sample-rate is tunable from 1.3 to 2.4 GHz over which the SNDR spans 70-75 dB, the bandwidth spans 5-37.5 MHz, and the minimum SNDR+ 10log(bandwidth/power dissipation) figure of merit (FOM) is 160 dB.

[1]  Wismar,et al.  A 0 . 2 V , 7 . 5 W , 20 kHz modulator with 69 dB SNR in 90 nm CMOS , 2009 .

[2]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[3]  M. Høvin,et al.  Delta-sigma modulators using frequency-modulated intermediate values , 1997, IEEE J. Solid State Circuits.

[4]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Frank Opteynde.  A maximally-digital radio receiver front-end , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  U. Wismar,et al.  A 0.2V, 7.5 μW, 20 kHz ΣΔ modulator with 69 dB SNR in 90 nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[7]  Ian Galton,et al.  A reconfigurable mostly-digital ΔΣ ADC with a worst-case FOM of 160dB , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[8]  Takashi Morie,et al.  The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer , 1999 .

[9]  Ian Galton,et al.  A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC , 2010, IEEE Journal of Solid-State Circuits.

[10]  Matthew Park.  A 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [Delta Sigma] ADC with VCO-based integrator and quantizer , 2009 .

[11]  Jaewook Kim,et al.  A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[12]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[13]  Haiming Tang,et al.  Time-referenced single-path multi-bit /spl Delta//spl Sigma/ ADC using a VCO-based quantizer , 2000 .

[14]  Min C. Park,et al.  A 0.13µm CMOS 78dB SNDR 87mW 20MHz BW CT ΔΣ ADC with VCO-based integrator and quantizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[15]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[16]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[17]  Gerard E. Taylor.  Mostly digital ADCs for highly-scaled CMOS processes , 2011 .

[18]  John G. Kauffman,et al.  An 8mW 50MS/s CT ΔΣ modulator with 81dB SFDR and digital background DAC linearization , 2011, 2011 IEEE International Solid-State Circuits Conference.