The Dream Digital Signal Processor Architecture, Programming Model and Application Mapping

This chapter provides an overview of the DREAM digital signal processor. It discusses the programming model and the tool chain used to implement algorithm on the proposed architecture. It finally provides an application mapping example showing quantitative results.

[1]  Andrea Lodi,et al.  A dynamically adaptive DSP for heterogeneous reconfigurable platforms , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Andrea Lodi,et al.  A Multi-Context Pipelined Array for Embedded Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[3]  Jari Nurmi,et al.  Processor Design: System-On-Chip Computing for ASICs and FPGAs , 2007 .

[4]  Andrea Lodi,et al.  A C-based algorithm development flow for a reconfigurable processor architecture , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[5]  André DeHon,et al.  The Density Advantage of Configurable Computing , 2000, Computer.

[6]  Stamatis Vassiliadis,et al.  The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.

[7]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  C. Mucci,et al.  Intelligent cameras and embedded reconfigurable computing: a case-study on motion detection , 2007, 2007 International Symposium on System-on-Chip.