VIS-based native video processing on UltraSPARC

The UltraSPARC CPU powers Sun Microsystems' latest workstations. It is the first major CPU to implement a comprehensive set of instructions aimed at high performance digital image and video processing-the Visual Instruction Set, or VIS. This is equivalent to the integration of a parallel DSP core into the CPU, rather than a coprocessor approach. We describe VIS and its application to the implementation of video processing algorithms in an H.261 codec.

[1]  Leslie Kohn,et al.  MPEG video decoding with the UltraSPARC visual instruction set , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.

[2]  Ming Lei Liou,et al.  Overview of the p×64 kbit/s video coding standard , 1991, CACM.

[3]  Teresa H. Meng,et al.  Statistical inverse discrete cosine transforms for image compression , 1994, Electronic Imaging.

[4]  Monica S. Lam,et al.  Instruction Scheduling for Superscalar Architectures , 1990 .

[5]  Leonard McMillan,et al.  A forward-mapping realization of the inverse discrete cosine transform , 1992, Data Compression Conference, 1992..

[6]  Y. Arai,et al.  A Fast DCT-SQ Scheme for Images , 1988 .