Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion
暂无分享,去创建一个
[1] Eric A. M. Klumperink,et al. A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.
[2] Wooyoung Jung,et al. An all-digital PWM-based ΔΣ ADC with an inherently matched multi-bit quantizer , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.
[3] Dong Wang,et al. A 65-nm CMOS Constant Current Source With Reduced PVT Variation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Un-Ku Moon,et al. A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information , 2014, IEEE Journal of Solid-State Circuits.
[5] Makoto Nagata,et al. A 500MHz-BW −52.5dB-THD Voltage-to-Time Converter utilizing a two-step transition inverter , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.
[6] Michael P. Flynn,et al. A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.
[7] Melik Yazici,et al. Wide Range, Process and Temperature Compensated Voltage Controlled Current Source , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Gordon W. Roberts,et al. Delta–Sigma A/D Conversion Via Time-Mode Signal Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.