Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion

This brief presents beyond rail-to-rail (BR2R) compliant cascode current sources to markedly improve the compliance voltage and output impedance of the extensively used wide-swing cascode current source. The proposed BR2R sources employ a bootstrapping technique to linearly charge a load capacitor to beyond the supply rails <inline-formula> <tex-math notation="LaTeX">$V_{\mathrm{ dd}}$ </tex-math></inline-formula> or <inline-formula> <tex-math notation="LaTeX">$gnd$ </tex-math></inline-formula> while maintaining an improved output impedance over an equivalent wide-swing cascode source. A process and mismatch-insensitive differential voltage-to-time (DVT) converter employing these BR2R sources is fabricated in 65-nm CMOS and occupies <inline-formula> <tex-math notation="LaTeX">$0.021~\text {mm}^{2}$ </tex-math></inline-formula>, while dissipating <inline-formula> <tex-math notation="LaTeX">$47~\mu \text{W}$ </tex-math></inline-formula> at 1 V. The measured BR2R DVT signal to noise and distortion ratio is 50.2 dB, compared to 38.7 dB for the wide-swing cascode-based DVT within a 2-MHz input bandwidth. The DVT achieves a common mode rejection ratio of 35.1 dB for a 0.4–0.6-V input common-mode range.

[1]  Eric A. M. Klumperink,et al.  A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.

[2]  Wooyoung Jung,et al.  An all-digital PWM-based ΔΣ ADC with an inherently matched multi-bit quantizer , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[3]  Dong Wang,et al.  A 65-nm CMOS Constant Current Source With Reduced PVT Variation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Un-Ku Moon,et al.  A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information , 2014, IEEE Journal of Solid-State Circuits.

[5]  Makoto Nagata,et al.  A 500MHz-BW −52.5dB-THD Voltage-to-Time Converter utilizing a two-step transition inverter , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[6]  Michael P. Flynn,et al.  A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[7]  Melik Yazici,et al.  Wide Range, Process and Temperature Compensated Voltage Controlled Current Source , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Gordon W. Roberts,et al.  Delta–Sigma A/D Conversion Via Time-Mode Signal Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.