A Single Chip Digital Signal Processor and Its Application to Real-Time Speech Analysis

A single chip high-performance digital signal processor (HSP) has been developed for speech, telecommunication, and other applications. The HSP uses 3 µm CMOS technology and its architecture features floating point arithmetic and pipeline structure. By adoption of floating point arithmetic, data covering a wide dynamic range (up to 32 bits) can be manipulated. The input clock frequency is 16 MHz, and the instruction cycle time is 250 ns. Efficient signal processing instructions and a large internal memory (program ROM: 512 words; data RAM: 200 words; data ROM: 128 words) make it possible to construct a compact speech analysis circuit by the LPC (PARCOR) method with two HSP's. This paper describes HSP architecture, LSI design, and a speech analysis application.

[1]  J. Thompson,et al.  A digital signal processor for telecommunications applications , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  T. Nishitani,et al.  A single-chip digital signal processor for voiceband applications , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  R. Maruta,et al.  A single-chip digital signal processor for telecommunication applications , 1981, IEEE Journal of Solid-State Circuits.

[4]  Akira Ichikawa,et al.  Conceptual system design for continuous speech recognition LSI , 1981, ICASSP.