Noise in phase-locked loops

Jitter and phase noise properties of phase-locked loops (PLL) are analyzed, identifying various forms of jitter and phase noise in PLLs. The effects of different building blocks on the jitter and phase noise performance of PLLs are demonstrated through a parallel analytical and graphical treatment of noise evolution in the phase-locked loop.

[1]  J. Groszkowski,et al.  Frequency Division , 1930, Proceedings of the Institute of Radio Engineers.

[2]  H. Sterky.  Frequency Multiplication and Division , 1937, Proceedings of the Institute of Radio Engineers.

[3]  R.L. Miller.  Fractional-Frequency Generators Utilizing Regenerative Modulation , 1939, Proceedings of the IRE.

[4]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[5]  J. Noordanus.  Frequency Synthesizers-A Survey of Techniques , 1969 .

[6]  B. Gold,et al.  A digital frequency synthesizer , 1971 .

[7]  R. Adler,et al.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[8]  W.F. Egan.  The effects of small contaminating signals in nonlinear elements used in frequency synthesis and conversion , 1981, Proceedings of the IEEE.

[9]  William F. Egan,et al.  Frequency synthesis by phase lock , 1981 .

[10]  V. Kroupa,et al.  Noise Properties of PLL Systems , 1982, IEEE Trans. Commun..

[11]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[12]  T. Ohira,et al.  MMIC 14-GHz VCO and Miller Frequency Divider for Low-Noise Local Oscillators , 1987 .

[13]  D. E. Phillips.  Random Noise in Digital Gates and Dividers , 1987, 41st Annual Symposium on Frequency Control.

[14]  M. M. Driscoll.  Phase noise performance of analog frequency dividers , 1989, Proceedings of the 43rd Annual Symposium on Frequency Control.

[15]  W.F. Egan,et al.  Modeling phase noise in frequency dividers , 1990, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[16]  B. Miller,et al.  A multiple modulator fractional divider , 1990, 44th Annual Symposium on Frequency Control.

[17]  E. Rubiola,et al.  High spectral purity frequency sources using low noise regenerative frequency dividers , 1991, Proceedings of the 45th Annual Symposium on Frequency Control 1991.

[18]  B. Miller,et al.  A multiple modulator fractional divider , 1991 .

[19]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[20]  Residual phase noise of digital frequency dividers , 1992 .

[21]  Xiangdong Zhang,et al.  A theoretical and experimental study of the noise behavior of subharmonically injection locked local oscillators , 1992 .

[22]  E. Rubiola,et al.  Phase noise in the regenerative frequency dividers , 1992 .

[23]  M. Gayral,et al.  Analytical model of noise in an analog frequency divider , 1993, 1993 IEEE MTT-S International Microwave Symposium Digest.

[24]  Yasuhisa Omura,et al.  A 1-GHz/0.9-mW CMOS/SIMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter , 1993 .

[25]  G. R. Sloan,et al.  The modeling, analysis, and design of filter-based parametric frequency dividers , 1993 .

[26]  J. Graffeuil,et al.  Conversion gain and noise in microwave analog frequency dividers using various types of FET , 1993, 1993 23rd European Microwave Conference.

[27]  James A. Crawford.  Frequency Synthesizer Design Handbook , 1994 .

[28]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[29]  G. Gerosa,et al.  A Wide-Bandwidth Low-Voltage Pll for Powerpc Microprocessors , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[30]  H. Brauns,et al.  Ultra low phase noise parametric frequency divider for highest performance microwave- and millimeter-wave frequency sources , 1995, 1995 25th European Microwave Conference.

[31]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[32]  Michiel Steyaert,et al.  Low-noise voltage-controlled oscillators using enhanced LC-tanks , 1995 .

[33]  Byungsoo Chang,et al.  A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops , 1996 .

[34]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[35]  Jan Craninckx,et al.  A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[36]  P. Larsson.  High-speed architecture for a programmable frequency divider and a dual-modulus prescaler , 1996 .

[37]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[38]  J.-C. Nallatamby,et al.  Comparison between simulations and measurements of large signal and nonlinear noise behaviors of MMIC analog frequency divider by two , 1997 .

[39]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[40]  Thomas H. Lee,et al.  Superharmonic injection locked oscillators as low power frequency dividers , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[41]  Ali Hajimiri,et al.  Phase noise in multi-gigahertz CMOS ring oscillators , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[42]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[43]  A. Hajimiri,et al.  A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[44]  Ali Hajimiri,et al.  Concepts and methods in optimization of integrated LC VCOs , 2001, IEEE J. Solid State Circuits.