Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches

This paper deals with the issue of developing efficient algorithms for reconfiguring two-dimensional VLSI arrays linked by four-port switches in the presence of faulty processing elements (PEs). The proposed algorithm reroutes the arrays with faults in both row and column directions at the same time. Unlike previous work, the compensation technique to replace the faulty PE is not restricted to the adjacent rows of the excluded row. Instead, we consider the neighbor rows of any faulty PE for compensation purposes. The nonfaulty PEs lying in the excluded rows are also effectively utilized to form the maximal target arrays, making the proposed algorithm more efficient in terms of both the percentages of harvest and the degradation of VLSI arrays for random and clustered faults. Empirical study shows that the improvement in harvest increases with increasing fault size and is more notable for maximal square target arrays than for maximal target arrays. Our investigations show that the improvement can be up to 8 percent and 23 percent for a 256 times 256 VLSI array with random faults of size 25 percent for maximal target arrays and for maximal square target arrays, respectively.

[1]  Hon Wai Leong,et al.  On the reconfiguration of degradable VLSI/WSI arrays , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Itsuo Takanami,et al.  Fault-Tolerant Processor Arrays Based on the 1½-Track Switches with Flexible Spare Distributions , 2000, IEEE Trans. Computers.

[3]  Nobuo Tsuda,et al.  Reconfigurable mesh-connected processor arrays using row-column bypassing and direct replacement , 2000, Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN 2000.

[4]  Itsuo Takanami.  Built-in self-reconfiguring systems for fault tolerant mesh-connected processor arrays by direct spare replacement , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Wu Jigang,et al.  An improved reconfiguration algorithm for degradable VLSI/WSI arrays , 2003, J. Syst. Archit..

[6]  Mariagiovanna Sami,et al.  Reconfigurable architectures for VLSI processing arrays , 1983, Proceedings of the IEEE.

[7]  Algirdas Avizienis,et al.  Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.

[8]  Masaru Fukushi,et al.  Reconfiguration algorithm for degradable processor arrays based on row and column rerouting , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[9]  Wu Jigang,et al.  Fast reconfiguring mesh-connected VLSI arrays , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Renato Stefanelli,et al.  Reconfigurable architectures for VLSI processing arrays , 1986 .

[11]  Masaru Fukushi,et al.  A genetic approach for the reconfiguration of degradable processor arrays , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[12]  Sy-Yen Kuo,et al.  Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1991, 1991 Proceedings, International Conference on Wafer Scale Integration.

[13]  Wu Jigang,et al.  Efficient reconfigurable techniques for VLSI arrays with 6-port switches , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Mariagiovanna Sami,et al.  Harvesting through array partitioning: a solution to achieve defect tolerance , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[15]  Clement W. H. Lam,et al.  A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays , 1989, IEEE Trans. Computers.

[16]  Israel Koren,et al.  Fault tolerance in VLSI circuits , 1990, Computer.

[17]  Shambhu J. Upadhyaya,et al.  A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors , 1997, IEEE Trans. Computers.

[18]  Chor Ping Low,et al.  An Efficient Reconfiguration Algorithm for Degradable VLSI/WSI Arrays , 2000, IEEE Trans. Computers.

[19]  Masaru Fukushi,et al.  A self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches , 2004, IEEE Transactions on Instrumentation and Measurement.

[20]  Wu Jigang,et al.  Reconfiguration algorithms for power efficient VLSI subarrays with four-port switches , 2006, IEEE Transactions on Computers.

[21]  Mariagiovanna Sami,et al.  Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays , 1989 .

[22]  Chin-Long Wey,et al.  On the Repair of Redundant RAM's , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Itsuo Takanami.  Self-Reconfiguring of 1½-Track-Switch Mesh Arrays with Spares on One Row and One Column by Simple Built-in Circuit , 2004, IEICE Trans. Inf. Syst..

[24]  Sy-yen Kuo,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987, IEEE Design & Test of Computers.

[25]  Abbas El Gamal,et al.  Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.

[26]  Shantanu Dutt,et al.  Hardware-Efficient and Highly Reconfigurable 4- and 2-Track Fault-Tolerant Designs for Mesh-Connected Arrays , 2001, J. Parallel Distributed Comput..