A low-power digital matched filter for direct-sequence spread-spectrum signal acquisition

This paper presents a low-power 128-tap dual-channel direct-sequence spread-spectrum (DSSS) digital matched-filter chip. Design techniques used to reduce the power consumption of the system include latch-based register file filter structure, a high-rate compression scheme, optimized compressor cells, and semicustom layout design. To further reduce the power consumption and the hardware requirement of the clock tree, a double-edge-triggered clocking scheme is adopted. The proposed chip is fabricated using a 0.8-/spl mu/m standard CMOS process. As the experimental results of the chip indicate, the matched filter can operate at 50 MHz and dissipates 184 mW at 5-V supply voltage. The supply voltage can be scaled down to 2 V for lower speed applications. As a consequence, the proposed design has low power consumption and can be used for code acquisition of DSSS signals in portable systems.

[1]  Tong Leong Lim.  Non-Coherent Digital Matched Filters: Multibit Quantization , 1978, IEEE Trans. Commun..

[2]  Eby G. Friedman,et al.  A comparison of analog and digital circuit implementations of low power matched filters for use in portable wireless communication terminals , 1997 .

[3]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[4]  Chorng-Kuang Wang,et al.  A pipelined digital differential matched filter FPGA implementation and VLSI design , 1996, Proceedings of Custom Integrated Circuits Conference.

[5]  三瓶 政一,et al.  Applications of digital wireless technologies to global wireless communications , 1997 .

[6]  M. Serizawa,et al.  DS-SS code acquisition in a rapid fading environment , 1995, 1995 IEEE 45th Vehicular Technology Conference. Countdown to the Wireless Twenty-First Century.

[7]  Mark Horowitz,et al.  Interconnect scaling implications for CAD , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  John V. Guttag,et al.  Virtual radios , 1999, IEEE J. Sel. Areas Commun..

[9]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[10]  Ryuji Kohno,et al.  Dynamic digital matched filter acquisition of DS receiver , 1996, Proceedings of ISSSTA'95 International Symposium on Spread Spectrum Techniques and Applications.

[11]  S. Rappaport,et al.  Spread-spectrum signal acquisition: Methods and technology , 1984, IEEE Communications Magazine.

[12]  R. Ward,et al.  Acquisition of Pseudonoise Signals by Recursion-Aided Sequential Estimation , 1977, IEEE Trans. Commun..

[13]  Mircea R. Stan,et al.  Power reduction techniques for a spread spectrum based correlator , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[14]  T. Yamazato,et al.  A new code acquisition scheme using divided matched filters for a DS/SS signal with frequency offset , 1994, Proceedings of ICCS '94.

[15]  Kunihiro Asada,et al.  Design methodology for low power data compressors based on a window detector in a 54/spl times/54 bit multiplier , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[16]  P. Larsson,et al.  Transition reduction in carry-save adder trees , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[17]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[18]  James E. Gunn,et al.  A low-power DSP core-based software radio architecture , 1999, IEEE J. Sel. Areas Commun..

[19]  Keikichi Tamaru,et al.  A comparative study of switching activity reduction techniques for design of low-power multipliers , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[20]  Gordon L. Stüber,et al.  Sequence acquisition using bit estimation techniques , 1984, Inf. Sci..

[21]  Patrik Larsson,et al.  Transition reduction in carry-save adder trees , 1996, ISLPED.

[22]  Roger L. Peterson,et al.  Introduction to Spread Spectrum Communications , 1995 .

[23]  Takayasu Sakurai,et al.  A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.

[24]  Hsi-Pin Ma,et al.  A 2.6-V, 44-MHz all-digital QPSK direct-sequence spread-spectrum transceiver IC [wireless LANs] , 1997 .

[25]  Lars Wanhammar.  DSP integrated circuits , 1999 .

[26]  N. Ismailoglu,et al.  Low-power design of a 64-tap, 4-bit digital matched filter using systolic array architecture and CVSL circuit techniques in CMOS , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).