Design of an efficient memory-based DVB-T channel decoder

A highly efficient implementation of a channel decoder for the terrestrial digital video broadcast (DVB-T) standard is presented. The DVB-T channel decoder is mainly composed of four major modules which all require significant amounts of intermediate data storage. The main contribution of the paper is to propose a suitable architectural solution for each individual module to achieve efficient realization of the data storage mostly by single-port memory blocks. Our implementation result shows that the core area of the entire DVB-T channel decoder IP (intellectual property) can be realized in less than 8 mm/sup 2/ in 0.35-/spl mu/m TSMC technology.

[1]  L. Soyer,et al.  0.5-/spl mu/m CMOS circuits for demodulation and decoding of an OFDM-based digital TV signal conforming to the European DVB-T standard , 1998 .

[2]  Hannu Tenhunen,et al.  A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Keshab K. Parhi,et al.  Small area parallel Chien search architectures for long BCH codes , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  P. G. Gulak,et al.  A multi-standard set-top box channel decoder , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[5]  M. Haas,et al.  5.4 Advanced Two IC Chipset for DVB on Satellite Reception , 1996 .

[6]  Yun-Nan Chang,et al.  Design of Viterbi decoders with in-place state metric update and hybrid traceback processing , 2001, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578).

[7]  Mueller,et al.  A Low-cost DVB Compliant Viterbi And Reed Solomon Decoder , 1997, 1997 International Conference on Consumer Electronics.

[8]  Pierre Busson,et al.  A complete single-chip front-end for digital satellite broadcasting , 2001, ICCE. International Conference on Consumer Electronics (IEEE Cat. No.01CH37182).

[9]  C. B. Shung,et al.  A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications , 1998 .

[10]  Moon Ho Lee,et al.  A low complexity FEC design for DAB , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).