Fully Digital Feedforward Background Calibration of Clock Skews for Sub-Sampling TIADCs Using the Polyphase Decomposition

This paper presents a low-power fully digital clock skew feedforward background calibration technique in sub-sampling Time-Interleaved Analog-to-Digital Converters (TIADCs). Both estimation and correction algorithms share the common derivative filter, which makes them possible to reduce the chip area. Furthermore, these algorithms use the polyphase filtering technique and do not use adaptive digital synthesis filters. Thus, the proposed calibration can be implemented on a moderate hardware cost with low power dissipation. The adopted feedforward technology eliminates the stability issues encountered with the adaptive technique. The Hardware Description Language (HDL) design of the proposed calibration is synthesized using a 28nm FD-SOI process for a 60dB SNR TIADC clocked at 2.7GHz. The calibration is designed for both baseband and sub-sampling TIADC applications. For sub-sampling TIADCs with the input at the first four Nyquist bands, the synthesized calibration system occupies <inline-formula> <tex-math notation="LaTeX">$0.04\rm {mm}^{2}$ </tex-math></inline-formula> of area and dissipates a total power of 33.2mW. For the baseband TIADC applications, it occupies <inline-formula> <tex-math notation="LaTeX">$0.02\rm {mm}^{2}$ </tex-math></inline-formula> and consumes 15.5mW.

[1]  Aarnout Brombacher,et al.  Probability... , 2009, Qual. Reliab. Eng. Int..

[2]  Stephen H. Lewis,et al.  Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Bernard C. Levy,et al.  Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[5]  Duc Minh Nguyen,et al.  All-Digital Calibration of Timing Skews for TIADCs Using the Polyphase Decomposition , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[8]  Boris Murmann,et al.  General Analysis on the Impact of Phase-Skew in Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kenneth W. Martin,et al.  A Sample-Time Error Compensation Technique for Time-Interleaved ADC Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[10]  T. Yamawaki,et al.  LMS calibration of sampling timing for time-interleaved A/D converters , 2009 .

[11]  Michael C. W. Coln,et al.  “Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Patrick Satarzadeh,et al.  A parametric polyphase domain approach to blind calibration of timing mismatches for M-channel time-interleaved ADCs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[13]  Woon-Seng Gan,et al.  Embedded signal processing with the Micro Signal Architecture , 2007 .

[14]  Masanori Furuta,et al.  All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  A. Ingleton,et al.  The Rank of Circulant Matrices , 1956 .

[16]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[17]  Han Le Duc,et al.  A fully digital background calibration of timing skew in undersampling TI-ADC , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[18]  Olivier Jamin,et al.  Performance study of nonlinearities blind correction in wideband receivers , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[19]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  Denis C. Daly,et al.  27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[21]  Fred Harris,et al.  Two channel TI-ADC for communication signals , 2011, 2011 IEEE 12th International Workshop on Signal Processing Advances in Wireless Communications.

[22]  Bram Nauta,et al.  A Time-Interleaved Track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43 dB SNDR , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[23]  Alan V. Oppenheim,et al.  Discrete-time signal processing (2nd ed.) , 1999 .

[24]  Francesco Centurelli,et al.  Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[26]  Olivier Jamin,et al.  Digital distortion compensation for wideband direct digitization RF receiver , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[27]  John G. Proakis,et al.  Digital Signal Processing 4th Edition , 2006 .

[28]  Steven W. Smith,et al.  The Scientist and Engineer's Guide to Digital Signal Processing , 1997 .

[29]  Christian Vogel,et al.  Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[30]  Rodney G. Vaughan,et al.  The theory of bandpass sampling , 1991, IEEE Trans. Signal Process..

[31]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[32]  Duc Minh Nguyen,et al.  Hardware implementation of all digital calibration for undersampling TIADCs , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[33]  Philippe Bénabès,et al.  Mismatch calibration methods for high-speed time-interleaved ADCs , 2014, 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS).

[34]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[35]  Gregory W. Wornell,et al.  Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[36]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[37]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[38]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[39]  Claudio Nani,et al.  A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to Nyquist , 2011, 2011 IEEE International Solid-State Circuits Conference.

[40]  Jean-François Naviner,et al.  Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.