论文信息 - Analysis and compensation of the bitline multiplexer in SRAM current sense amplifiers

Analysis and compensation of the bitline multiplexer in SRAM current sense amplifiers

Current sensing in SRAMs is very promising to achieve high-speed operation in low-voltage applications. However, so far, a main limitation of the practical use of current sense amplifiers is the finite resistance of the bitline multiplexer (MUX). In this paper, the MUX itself and its influence on two types of current sense amplifiers is analyzed. It is shown that the MUX causes a significant performance degradation. A principle is presented to compensate for the bitline multiplexer by means of a current sense amplifier with improved feedback structure. The proposed solution is implemented in a 512/spl times/24 bit SRAM macro in 0.18-/spl mu/m 1.8-V CMOS. It is shown by theory and measurements that, using the proposed circuit, it is possible to fully compensate for the MUX in terms of speed and signal amplitude with only little layout area penalty. A speed improvement due to the compensation of typically 0.5 ns is measured.

B. Wicht | Steffen Paul | Doris Schmitt-Landsiedel

[1] V. De,et al. The scaling of data sensing schemes for high speed cache design in sub-0.18 /spl mu/m technologies , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[2] Kevin Zhang,et al. Dual-VT SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 μm technology generation , 2000, ISLPED '00.

[3] B. Wicht,et al. SRAM current-sense amplifier with fully-compensated bit line multiplexer , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[5] H. Inokawa,et al. Megabit-Class Size-Configurable 250-MHz SRAM Macrocells with a Squashed-Memory-Cell Architecture , 1999 .

[6] Koichiro Ishibashi,et al. A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers , 1994 .

[7] Nobutaro Shibata. Current Sense Amplifiers for Low-Voltage Memories , 1996 .